{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T00:34:38Z","timestamp":1648946078975},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1-3","license":[{"start":{"date-parts":[[2008,1,5]],"date-time":"2008-01-05T00:00:00Z","timestamp":1199491200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1007\/s10836-007-5044-0","type":"journal-article","created":{"date-parts":[[2008,1,4]],"date-time":"2008-01-04T17:09:08Z","timestamp":1199466548000},"page":"83-92","source":"Crossref","is-referenced-by-count":0,"title":["Majority Logic Mapping for Soft Error Dependability"],"prefix":"10.1007","volume":"24","author":[{"given":"Lorenzo","family":"Petroli","sequence":"first","affiliation":[]},{"given":"Carlos Arthur Lang","family":"Lisboa","sequence":"additional","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,1,5]]},"reference":[{"key":"5044_CR1","unstructured":"Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In: Proceedings of the 1985 IEEE International Symposium on Circuits and Systems (ISCAS 85), 5\u20137 June 1985. IEEE Press, Piscataway, pp 695\u2013698"},{"key":"5044_CR2","doi-asserted-by":"crossref","unstructured":"Dodd PE et al (2004) Production and propagation of single-event transients in high-speed digital logic ICs. In: IEEE Transactions on Nuclear Science, vol 51, no 6, part 2, December. IEEE Computer Society, Los Alamitos, pp 3278\u20133284","DOI":"10.1109\/TNS.2004.839172"},{"key":"5044_CR3","doi-asserted-by":"crossref","unstructured":"Dolev S, Haviv YA (2006) Self-stabilizing microprocessor: analysing and overcoming soft errors. In: IEEE Transactions on Computers, vol 55, no 4, April. IEEE Computer Society, New York, pp 385\u2013399","DOI":"10.1109\/TC.2006.61"},{"key":"5044_CR4","unstructured":"Eaton P, Mavis D, Avery K, Sibley M, Gadlage M, Turfingler T (2004) SET pulse width measurements using a variable temporal latch technique. IEEE Transactions on Nuclear Science, vol 51, no 6, part 2, December, IEEE Computer Society, Los Alamitos, pp 3365\u20133368"},{"key":"5044_CR5","unstructured":"Heijmen T (2002) Radiation induced soft errors in digital circuits: a literature survey, report 2002\/828, August. Philips Electronics National Laboratory, Eindhoven"},{"key":"5044_CR6","volume-title":"The logical processing of digital signals","author":"SL Hurst","year":"1978","unstructured":"Hurst SL (1978) The logical processing of digital signals. Crane, New York"},{"key":"5044_CR7","unstructured":"Johnson BW (1994) Design and analysis of fault tolerant digital systems: solutions manual. Addison-Wesley, Reading"},{"key":"5044_CR8","unstructured":"Lisboa CA, Sch\u00fcler E, Carro L (2005) Going beyond TMR for protection against multiple faults. In: Proceedings of the 18th Symposium on Integrated Circuits and Systems Design, SBCCI 2005, 4\u20137 September 2005. Sociedade Brasileira de Computa\u00e7\u00e3o, Florian\u00f3polis, pp 80\u201385"},{"key":"5044_CR9","doi-asserted-by":"crossref","unstructured":"Messenger GC (1982) Collection of charge on junction nodes from ion tracks. IEEE Transactions on Nuclear Science, vol NS-29, no 6, December, IEEE Computer Society, Los Alamitos, pp 2024\u20132031","DOI":"10.1109\/TNS.1982.4336490"},{"key":"5044_CR10","doi-asserted-by":"crossref","unstructured":"Michels \u00c1, Petroli L, Lisboa CAL, Kastensmidt F, Carro L (2006) SET fault tolerant combinational circuits based on majority logic. In: Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 2006, October 2006. IEEE Computer Society, Los Alamitos, pp 345\u2013352","DOI":"10.1109\/DFT.2006.59"},{"key":"5044_CR11","doi-asserted-by":"crossref","unstructured":"Mikkola E, Vermeire B, Barnaby HJ, Parks, HG, Borhani K (2004) SET Tolerant CMOS comparator. IEEE Transactions on Nuclear Science, vol 51, no 6, part 2, December, IEEE Computer Society, Los Alamitos, pp 3609\u20133614","DOI":"10.1109\/TNS.2004.839161"},{"key":"5044_CR12","doi-asserted-by":"crossref","unstructured":"Nicolaidis M (1999) Time redundancy based soft-error tolerance to rescue nanometer technologies. In: Proceedings of the 17th IEEE VLSI Test Symposium, VTS 1999. IEEE Computer Society, Washington, DC, pp 86\u201394","DOI":"10.1109\/VTEST.1999.766651"},{"key":"5044_CR13","unstructured":"Predictive Technology Model (2007) Predictive Technology Model web site: http:\/\/www.eas.asu.edu\/~ptm"},{"key":"5044_CR14","unstructured":"Rossi D, Omana Mm Toma F, Metra C (2005) Multiple transient faults in logic: an issue for next generation ICs? In: Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 2005, 3\u20135 October 2005. IEEE Computer Society, Monterey, pp 352\u2013360"},{"key":"5044_CR15","unstructured":"Sangiovanni-Vicentelli S et al SIS (1992) A system for sequential circuit synthesis. http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/1992\/ERL-92-41.pdf"},{"key":"5044_CR16","unstructured":"Sch\u00fcler E, Carro L (2005) Reliable circuits design using analog components. In: Proceedings of the 11th Annual IEEE International Mixed-Signals Testing Workshop, IMSTW 2005, vol 1, 27\u201329 June 2005. IEEE Computer Society, Cannes, pp 166\u2013170"},{"key":"5044_CR17","unstructured":"Semiconductor Industry Association (2006) International technology roadmap for semiconductors, ITRS 2005. http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm . Accessed May 25, 2007"},{"issue":"1","key":"5044_CR18","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1147\/rd.401.0077","volume":"40","author":"GR Srinivasan","year":"1996","unstructured":"Srinivasan GR (1996) Modeling the cosmic-ray-induced soft-error rate in ICs: an overview. IBM J R&D 40(1):77\u201390","journal-title":"IBM J R&D"},{"key":"5044_CR19","unstructured":"Synopsis (2007) Synopsis Web site: http:\/\/www.synopsys.com\/products\/mixedsignal\/hspice\/hspice.html"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5044-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5044-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5044-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:43Z","timestamp":1559253463000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5044-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,5]]},"references-count":19,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["5044"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5044-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,5]]}}}