{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,16]],"date-time":"2024-01-16T12:01:29Z","timestamp":1705406489898},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2005,10,1]],"date-time":"2005-10-01T00:00:00Z","timestamp":1128124800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,10]]},"DOI":"10.1007\/s10836-005-1543-z","type":"journal-article","created":{"date-parts":[[2005,8,25]],"date-time":"2005-08-25T11:04:45Z","timestamp":1124967885000},"page":"495-502","source":"Crossref","is-referenced-by-count":19,"title":["Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG"],"prefix":"10.1007","volume":"21","author":[{"given":"Andreas","family":"Veneris","sequence":"first","affiliation":[]},{"given":"Robert","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Magdy S.","family":"Abadir","sequence":"additional","affiliation":[]},{"given":"Sep","family":"Seyedi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"1543_CR1","doi-asserted-by":"crossref","unstructured":"M.E. Amyeen, W.K. Fuchs, I. Pomeranz, and V. Boppana, \u201cFault Equivalence Identification using Redundancy Information and Static and Dynamic Extraction,\u201d in Proc. of IEEE VLSI Test Symposium, pp. 124\u2013130, 2001.","DOI":"10.1109\/VTS.2001.923428"},{"key":"1543_CR2","doi-asserted-by":"crossref","unstructured":"M.E. Amyeen, W.K. Fuchs, I. Pomeranz, and V. Boppana, \u201cImplication and Evaluation Techniques for Proving Fault Equivalence,\u201d Proc. IEEE VLSI Test Symp., 1999, pp. 201\u2013207.","DOI":"10.1109\/VTEST.1999.766666"},{"key":"1543_CR3","unstructured":"R. Chang, S. Seyedi, A. Veneris and M.S. Abadir, \u201cExact Functional Fault Collapsing in Combinational Logic Circuits,\u201d in IEEE Latin American Test Workshop, 2003, pp. 40\u201346."},{"key":"1543_CR4","unstructured":"S.C. Chang and M. Marek-Sadowska, \u201cPerturb and Simplify: Multi-Level Boolean Network Optimizer,\u201d in Proc. Int\u2019l Conference on Computer-Aided Design, 1994, pp. 2\u20135."},{"key":"1543_CR5","doi-asserted-by":"crossref","unstructured":"G. Fey and R. Drechsler, \u201cFinding Good Counter-Examples to Aid Design Verification,\u201d in ACM and IEEE Int\u2019l Conference on Formal Method and Models for Codesign (MEMOCODE), 2003, pp. 51\u201352.","DOI":"10.1109\/MEMCOD.2003.1210088"},{"key":"1543_CR6","doi-asserted-by":"crossref","unstructured":"H. Fujiwara and T. Shimono, \u201cOn the Acceleration of Test Generation Algorithms,\u201d in IEEE Trans. on Computers, vol. C-32, no. 12, December 1983.","DOI":"10.1109\/TC.1983.1676174"},{"key":"1543_CR7","doi-asserted-by":"crossref","unstructured":"T. Gruning, U. Mahlstedt, and H. Koopmeiners, \u201cDIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits,\u201d in Proc. Int\u2019l Conf. on Computer-Aided Design, 1991, pp. 194\u2013197.","DOI":"10.1109\/ICCAD.1991.185229"},{"key":"1543_CR8","doi-asserted-by":"crossref","unstructured":"I. Hamzaoglu and J.H. Patel, \u201cNew Techniques for Deterministic Test Pattern Generation,\u201d in Proc. of VLSI Test Symposium, 1998, pp. 446\u2013452.","DOI":"10.1109\/VTEST.1998.670910"},{"key":"1543_CR9","doi-asserted-by":"crossref","unstructured":"I. Hartanto, V. Boppana, W.K. Fuchs, and J. H. Patel, \u201cDiagnostic Test Pattern Generation for Sequential Circuits,\u201d Proc. of IEEE VLSI Test Symp., 1997, pp. 196\u2013202.","DOI":"10.1109\/VTEST.1997.600264"},{"key":"1543_CR10","doi-asserted-by":"crossref","unstructured":"N. Jha and S. Gupta, Testing of Digital Systems, Cambridge University Press, 2003.","DOI":"10.1017\/CBO9780511816321"},{"issue":"9","key":"1543_CR11","doi-asserted-by":"crossref","first-page":"1143","DOI":"10.1109\/43.310903","volume":"13","author":"W. Kunz","year":"1994","unstructured":"W. Kunz and D.K. Pradhan, \u201cRecursive Learning: A New Implication Technique for Efficient Solutions to CAD Problems\u2014Test, Verification, and Optimization,\u201d in IEEE Trans. on Computer-Aided Design, vol. 13, no. 9, 1994, pp. 1143\u20131158.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"1543_CR12","doi-asserted-by":"crossref","unstructured":"A.V.S.S. Prasad, V.D. Agrawal, and M.V. Atre, \u201cA New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets,\u201d in Proc. IEEE Int\u2019l Test Conf., 2002, pp. 391\u2013397.","DOI":"10.1109\/TEST.2002.1041783"},{"key":"1543_CR13","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"J.P. Roth","year":"June 1966","unstructured":"J.P. Roth, \u201cDiagnosis of automata failures: A calculus & a method,\u201d IBM Journal of Research Development, vol. 10, pp. 278\u2013291, June 1966.","journal-title":"IBM Journal of Research Development"},{"key":"1543_CR14","doi-asserted-by":"crossref","unstructured":"E. Sentovich, K. Singh, C. Moon, H. Savoj, R. Brayton, and A. Sangiovanni-Vincentelli, \u201cSequential Circuit Design Using Synthesis and Optimization,\u201d in Proc. of Int\u2019l Conference on Computer Design, 1992, pp. 328\u2013333.","DOI":"10.1109\/ICCD.1992.276282"},{"issue":"12","key":"1543_CR15","doi-asserted-by":"crossref","first-page":"1469","DOI":"10.1109\/TCAD.2002.804388","volume":"21","author":"A. Veneris","year":"2002","unstructured":"A. Veneris and M.S. Abadir, \u201cDesign Rewiring Using ATPG,\u201d in Proc. IEEE Trans. on Computer-Aided Design, vol. 21, no. 12, 2002, pp. 1469\u20131479.","journal-title":"Proc. IEEE Trans. on Computer-Aided Design"},{"key":"1543_CR16","doi-asserted-by":"crossref","unstructured":"A. Veneris, R. Chang, M.S. Abadir and M. Amiri, \u201cFault Equivalence and Diagnostic Test Generation Using ATPG,\u201d in IEEE Int\u2019l Symposium on Systems and Circuits, 2004.","DOI":"10.1109\/ISCAS.2004.1329502"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-1543-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-1543-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-1543-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:39Z","timestamp":1559267859000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-1543-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,10]]},"references-count":16,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2005,10]]}},"alternative-id":["1543"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-1543-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,10]]}}}