乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:52:38Z","timestamp":1725627158472},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2006,3,1]],"date-time":"2006-03-01T00:00:00Z","timestamp":1141171200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Method Syst Des"],"published-print":{"date-parts":[[2006,3]]},"DOI":"10.1007\/s10703-006-7842-x","type":"journal-article","created":{"date-parts":[[2006,5,4]],"date-time":"2006-05-04T12:17:38Z","timestamp":1146745058000},"page":"93-110","source":"Crossref","is-referenced-by-count":8,"title":["A Framework for Modeling the Distributed Deployment of Synchronous Designs"],"prefix":"10.1007","volume":"28","author":[{"given":"Luca P.","family":"Carloni","sequence":"first","affiliation":[]},{"given":"Alberto L.","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,5,3]]},"reference":[{"key":"7842_CR1","doi-asserted-by":"crossref","unstructured":"Benveniste A (2001) Some Synchronization Issues When Designing Embedded Systems From Components. In: Henzinger T, Kirsch C (eds) Embedded Software. Proc. of the First Intl. Workshop, EMSOFT 2001, vol. 2211 of LNCS, pp. 32\u201349","DOI":"10.1007\/3-540-45449-7_3"},{"key":"7842_CR2","doi-asserted-by":"crossref","unstructured":"Benveniste A, Caillaud B, Guernic PL (1999) From synchrony to asynchrony. In: Baeten J, Mauw S. (eds) CONCUR\u201999, vol. 1664 of LNCS, pp. 162\u2013177","DOI":"10.1007\/3-540-48320-9_13"},{"key":"7842_CR3","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1006\/inco.2000.9999","volume":"163","author":"A Benveniste","year":"2000","unstructured":"Benveniste A, Caillaud B, Guernic PL (2000) Compositionality in dataflow synchronous languages: Specification & distributed code generation. Inform Comput 163:125\u2013171","journal-title":"Inform Comput"},{"key":"7842_CR4","doi-asserted-by":"crossref","unstructured":"Benveniste A, Carloni LP, Caspi P, Sangiovanni-Vincentelli AL (2003a) Heterogeneous Reactive Systems Modeling and Correct-by-Construction Deployment. In: Alur R, Lee I (eds) Proc. of the Third Intl. Conf. on Embedded Software (EMSOFT), vol. 2855 of LNCS, pp. 35\u201350","DOI":"10.1007\/978-3-540-45212-6_4"},{"issue":"1","key":"7842_CR5","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste A, Caspi P, Edwards S, Halbwachs N, Guernic PL, de Simone R (2003b) The Synchronous Language Twelve Years Later. Proc. of the IEEE 91(1):64\u201383","journal-title":"Proc. of the IEEE"},{"key":"7842_CR6","doi-asserted-by":"crossref","unstructured":"Benveniste A, Caspi P, Guernic PL, Marchand H, Talpin JP, Tripakis S (2002) A Protocol for Loosely Time-Triggered Architectures. In: Sifakis J, Sangiovanni-Vincentelli A (eds) Embedded Software. Proc. of the Second Intl. Workshop, EMSOFT 2002., vol. 2491 of LNCS, pp. 32\u201349","DOI":"10.1007\/3-540-45828-X_19"},{"key":"7842_CR7","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1109\/9.53519","volume":"5","author":"A Benveniste","year":"1990","unstructured":"Benveniste A, Guernic PL (1990) Hybrid Dynamical Systems Theory and the Signal Language. IEEE Trans Automatic Control 5:535\u2013546","journal-title":"IEEE Trans Automatic Control"},{"key":"7842_CR8","doi-asserted-by":"crossref","unstructured":"Berry G (2000) The Foundations of Esterel. MIT Press","DOI":"10.7551\/mitpress\/5641.003.0021"},{"key":"7842_CR9","unstructured":"Carloni LP (2004) Latency-Insensitive Design. Ph.D. thesis, University of California Berkeley, Electronics Research Laboratory, College of Engineering, Berkeley, CA 94720. Memorandum No. UCB\/ERL M04\/29"},{"key":"7842_CR10","doi-asserted-by":"crossref","unstructured":"Carloni LP, McMillan KL, Saldanha A, Sangiovanni-Vincentelli AL (1999a) A Methodology for \u201cCorrect-by-Construction\u201d Latency Insensitive Design. In: Proc. Intl. Conf. on Computer-Aided Design, pp. 309\u2013315","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"7842_CR11","doi-asserted-by":"crossref","unstructured":"Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (1999b) Latency Insensitive Protocols. In: Halbwachs N, Peled D. (eds) Proc. of the 11th Intl. Conf. on Computer-Aided Verification, vol. 1633. Trento, Italy, pp. 123\u2013133","DOI":"10.1007\/3-540-48683-6_13"},{"issue":"9","key":"7842_CR12","doi-asserted-by":"crossref","first-page":"1059","DOI":"10.1109\/43.945302","volume":"20","author":"LP Carloni","year":"2001","unstructured":"Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (2001) Theory of Latency-Insensitive Design. IEEE Trans Comp-Aided Design of Integ Cir Syst 20(9):1059\u20131076","journal-title":"IEEE Trans Comp-Aided Design of Integ Cir Syst"},{"issue":"5","key":"7842_CR13","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MM.2002.1044297","volume":"22","author":"LP Carloni","year":"2002","unstructured":"Carloni LP, Sangiovanni-Vincentelli AL (2002) Coping with Latency in SOC Design. IEEE Micro 22(5):24\u201335","journal-title":"IEEE Micro"},{"key":"7842_CR14","unstructured":"Carloni LP, Sangiovanni-Vincentelli AL (2003) A Formal Modeling Framework for Deploying Synchronous Designs on Distributed Architectures. In: FMGALS 2003: First Intl. Workshop on Formal Methods for Globally Asynchronous Locally Synchronous Architectures, pp. 11\u201331"},{"key":"7842_CR15","unstructured":"Chapiro DM (1984) Globally-Asynchronous Locally-Synchronous Systems. Ph.D. thesis, Stanford University"},{"key":"7842_CR16","unstructured":"Cortadella J, Kondratyev A, Lavagno L, Sotiriou C (2003) A Concurrent Model for De-synchronization. In: Proc. Intl. Workshop on Logic Synthesis, pp. 294\u2013301"},{"issue":"3","key":"7842_CR17","doi-asserted-by":"crossref","first-page":"266","DOI":"10.1109\/5.558710","volume":"85","author":"S Edwards","year":"1997","unstructured":"Edwards S, Lavagno L, Lee E, Sangiovanni-Vincentelli A (1997) Design of Embedded Systems: Formal Methods, Validation and Synthesis. Proc. of the IEEE 85(3):266\u2013290","journal-title":"Proc. of the IEEE"},{"issue":"3","key":"7842_CR18","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1142\/S0218126603000763","volume":"12","author":"PL Guernic","year":"2003","unstructured":"Guernic PL, Talpin JP, Lann JCL (2003) Polychrony for System Design. J Cir, Syst Comp 12(3):261\u2013303","journal-title":"J Cir, Syst Comp"},{"issue":"9","key":"7842_CR19","doi-asserted-by":"crossref","first-page":"1305","DOI":"10.1109\/5.97300","volume":"79","author":"N Halbwachs","year":"1991","unstructured":"Halbwachs N, Caspi P, Raymond P, Pilaud D (1991) The synchronous data flow programming language LUSTRE. Proc. of the IEEE 79(9):1305\u20131320","journal-title":"Proc. of the IEEE"},{"key":"7842_CR20","unstructured":"Jacobson H, Kudva P, Bose P, Cook P, Schuster S, Mercer E, Myers C (2002) Synchronous Interlocked Pipelines. In: 8th Intl. Symp. on Asynchronous Circuits and Systems"},{"issue":"12","key":"7842_CR21","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.736561","volume":"17","author":"EA Lee","year":"1998","unstructured":"Lee EA, Sangiovanni-Vincentelli A (1998) A Framework for Comparing Models of Computation. IEEE Trans Comp-Aided Design Integ Cir Syst 17(12):1217\u20131229","journal-title":"IEEE Trans Comp-Aided Design Integ Cir Syst"},{"key":"7842_CR22","doi-asserted-by":"crossref","unstructured":"Mousavi M, Guernic PL, Talpin J, Shukla SK, Basten T (2004) Modeling and Validating Globally Asynchronous Design in Synchronous Frameworks. In: Proc. European Design and Test Conf., pp. 384\u2013389","DOI":"10.1109\/DATE.2004.1268877"},{"key":"7842_CR23","unstructured":"Potop-Butucaru D, Caillaud B, Benveniste A (2004) Concurrency in Synchronous Systems. In: Fourth Intl. Conf. on Application of Concurrency to System Design"},{"key":"7842_CR24","unstructured":"Talpin JP, Benveniste A, Caillaud B, Guernic PL (1999) Hierachical Normal Form for Desynchronization. Technical Report 3822, IRISA"},{"key":"7842_CR25","unstructured":"Talpin JP, Guernic PL, Shukla SK, Gupta R, Doucet F (2004) Formal Refinement-Checking in a System-Level Design Methodology. Fundamenta Informaticae, pp. 243\u2013273"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-006-7842-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10703-006-7842-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10703-006-7842-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,4]],"date-time":"2024-02-04T05:58:44Z","timestamp":1707026324000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10703-006-7842-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,3]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,3]]}},"alternative-id":["7842"],"URL":"https:\/\/doi.org\/10.1007\/s10703-006-7842-x","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"value":"0925-9856","type":"print"},{"value":"1572-8102","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,3]]}}}