{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T15:51:29Z","timestamp":1694620289461},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s00034-011-9362-1","type":"journal-article","created":{"date-parts":[[2011,9,26]],"date-time":"2011-09-26T17:11:38Z","timestamp":1317057098000},"page":"1159-1166","source":"Crossref","is-referenced-by-count":11,"title":["A Contraction Method for Locating All the DC Solutions of Circuits Containing Bipolar Transistors"],"prefix":"10.1007","volume":"31","author":[{"given":"Micha\u0142","family":"Tadeusiewicz","sequence":"first","affiliation":[]},{"given":"Stanis\u0142aw","family":"Ha\u0142gas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,9,27]]},"reference":[{"key":"9362_CR1","volume-title":"Computer-Aided Analysis of Electronic Circuits, Algorithms and Computational Techniques","author":"L.O. Chua","year":"1975","unstructured":"L.O. Chua, P.M. Lin, Computer-Aided Analysis of Electronic Circuits, Algorithms and Computational Techniques (Prentice-Hall, Englewood Cliffs, 1975)"},{"issue":"4","key":"9362_CR2","doi-asserted-by":"crossref","first-page":"1074","DOI":"10.1109\/TCSI.2008.916461","volume":"55","author":"G.S. Gajani","year":"2008","unstructured":"G.S. Gajani, A. Brambilla, A. Premoli, Numerical determination of possible multiple DC solutions on nonlinear circuits. IEEE Trans. Circuits Syst.\u00a0I, 55(4), 1074\u20131083 (2008)","journal-title":"IEEE Trans. Circuits Syst.\u00a0I"},{"issue":"4","key":"9362_CR3","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCSI.2005.844359","volume":"52","author":"L.B. Goldgeisser","year":"2005","unstructured":"L.B. Goldgeisser, M.M. Green, A method for automatically finding multiple operating points in nonlinear circuits. IEEE Trans. Circuits Syst.\u00a0I, 52(4), 776\u2013784 (2005)","journal-title":"IEEE Trans. Circuits Syst.\u00a0I"},{"key":"9362_CR4","first-page":"978","volume-title":"Proc. Europ. Conf. Circuit Theor. Des. (ECCTD)","author":"V. Jimenez-Fernandez","year":"2007","unstructured":"V. Jimenez-Fernandez, L. Hernandez-Martinez, A. Sarmiento-Reyes, Applying an iterative-decomposed piecewise-linear model to find multiple operating points, in Proc. Europ. Conf. Circuit Theor. Des. (ECCTD) (2007), pp. 978\u2013981"},{"issue":"3","key":"9362_CR5","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1002\/cta.4490180304","volume":"18","author":"L. Kolev","year":"1990","unstructured":"L. Kolev, V.M. Mladenov, An interval method for finding all operating points of non-linear resistive circuits. Int. J. Circuit Theory Appl., 18(3), 257\u2013267 (1990)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"5","key":"9362_CR6","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1109\/81.847873","volume":"47","author":"L. Kolev","year":"2000","unstructured":"L. Kolev, An interval method for global nonlinear analysis. IEEE Trans. Circuits Syst.\u00a0I, 47(5), 675\u2013683 (2000)","journal-title":"IEEE Trans. Circuits Syst.\u00a0I"},{"issue":"9","key":"9362_CR7","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1049\/ip-cds:19970900","volume":"144","author":"S. Pastore","year":"1997","unstructured":"S. Pastore, A. Premoli, Finding all DC solutions of nonlinear resistive circuits by exploring both polyhedral and rectangular circuits. IEE Proc., Circuits Devices Syst., 144(9), 17\u201321 (1997)","journal-title":"IEE Proc., Circuits Devices Syst."},{"issue":"10","key":"9362_CR8","doi-asserted-by":"crossref","first-page":"2270","DOI":"10.1109\/TCSI.2008.2012233","volume":"58","author":"S. Pastore","year":"2009","unstructured":"S. Pastore, Fast and efficient search for all DC solutions of PWL circuits by means of oversized polyhedra. IEEE Trans. Circuits Syst.\u00a0I, 58(10), 2270\u20132279 (2009)","journal-title":"IEEE Trans. Circuits Syst.\u00a0I"},{"issue":"1\u20133","key":"9362_CR9","doi-asserted-by":"crossref","first-page":"169","DOI":"10.3233\/JAE-2003-256","volume":"17","author":"A. Reibiger","year":"2003","unstructured":"A. Reibiger, W. Mathis, T. N\u00e4hring, Lj. Trajkovi\u0107, Mathematical foundations of the TC-method for computing multiple DC-operating points. Int. J. Appl. Electromagn. Mech., 17(1\u20133), 169\u2013191 (2003)","journal-title":"Int. J. Appl. Electromagn. Mech."},{"issue":"1","key":"9362_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1002\/j.1538-7305.1969.tb01104.x","volume":"48","author":"I.W. Sandberg","year":"1969","unstructured":"I.W. Sandberg, A.N. Willson, Some theorems on properties of DC equations of nonlinear networks. Bell Syst. Tech. J., 48(1), 1\u201334 (1969)","journal-title":"Bell Syst. Tech. J."},{"issue":"3","key":"9362_CR11","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1002\/cta.4490090302","volume":"9","author":"M. Tadeusiewicz","year":"1981","unstructured":"M. Tadeusiewicz, On the solvability and computation of DC transistor networks. Int. J. Circuit Theory Appl., 9(3), 251\u2013267 (1981)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"2","key":"9362_CR12","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1002\/cta.4490180206","volume":"18","author":"M. Tadeusiewicz","year":"1990","unstructured":"M. Tadeusiewicz, A method for finding bounds on the location of all the solutions of DC piecewise-linear circuits. Int. J. Circuit Theory Appl., 18(2), 165\u2013174 (1990)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"7","key":"9362_CR13","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/81.257288","volume":"39","author":"M. Tadeusiewicz","year":"1992","unstructured":"M. Tadeusiewicz, A method for finding bounds on all the DC solutions of transistor circuits. IEEE Trans. Circuits Syst., 39(7), 557\u2013564 (1992)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"3","key":"9362_CR14","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1142\/S0218126694000193","volume":"4","author":"M. Tadeusiewicz","year":"1994","unstructured":"M. Tadeusiewicz, K. G\u0142owienka, A contraction algorithm for finding all the DC solutions of piecewise-linear circuits. J. Circuits Syst. Comput., 4(3), 319\u2013336 (1994)","journal-title":"J. Circuits Syst. Comput."},{"issue":"4","key":"9362_CR15","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/81.563621","volume":"44","author":"M. Tadeusiewicz","year":"1997","unstructured":"M. Tadeusiewicz, DC analysis of circuits with idealized diodes considering reverse bias breakdown phenomenon. IEEE Trans. Circuits Syst., 44(4), 312\u2013326 (1997)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"8","key":"9362_CR16","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1016\/j.aeue.2005.12.007","volume":"60","author":"M. Tadeusiewicz","year":"2006","unstructured":"M. Tadeusiewicz, S. Ha\u0142gas, A method for the analysis of transistor circuits having multiple DC solutions. AE\u00dc, Int. J. Electron. Commun., 60(8), 582\u2013589 (2006)","journal-title":"AE\u00dc, Int. J. Electron. Commun."},{"key":"9362_CR17","first-page":"45","volume-title":"Proc. XV Int. Symp. Theor. El. Eng. (ISTET)","author":"M. Tadeusiewicz","year":"2009","unstructured":"M. Tadeusiewicz, S. Ha\u0142gas, Analysis of transistor circuits having multiple DC solutions with the thermal constraint, in Proc. XV Int. Symp. Theor. El. Eng. (ISTET), pp.\u00a045\u201348 (2009) CDROM"},{"key":"9362_CR18","first-page":"11","volume":"1","author":"M. Tadeusiewicz","year":"2010","unstructured":"M. Tadeusiewicz, S. Ha\u0142gas, Contraction and elimination methods for finding multiple DC solutions of bipolar circuits. Electr. Rev., 1, 11\u201313 (2010)","journal-title":"Electr. Rev."},{"issue":"4","key":"9362_CR19","doi-asserted-by":"crossref","first-page":"331","DOI":"10.2478\/v10177-010-0043-y","volume":"56","author":"M. Tadeusiewicz","year":"2010","unstructured":"M. Tadeusiewicz, S. Ha\u0142gas, Some contraction methods for locating and finding all the DC operating points of diode-transistors circuits. Int. J. Electron. Telecommun., 56(4), 331\u2013338 (2010)","journal-title":"Int. J. Electron. Telecommun."},{"issue":"6","key":"9362_CR20","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1002\/cta.208","volume":"30","author":"K. Yamamura","year":"2002","unstructured":"K. Yamamura, S. Tanaka, Finding all solutions of piecewise-linear resistive circuits using the dual simplex method. Int. J. Circuit Theory Appl., 30(6), 567\u2013586 (2002)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"9362_CR21","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1002\/cta.259","volume":"32","author":"K. Yamamura","year":"2004","unstructured":"K. Yamamura, N. Igarashi, An interval algorithm for finding all solutions of non-linear resistive circuits. Int. J. Circuit Theory Appl., 32(1), 47\u201355 (2004)","journal-title":"Int. J. Circuit Theory Appl."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/s00034-011-9362-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,16]],"date-time":"2019-06-16T13:51:29Z","timestamp":1560693089000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-011-9362-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,27]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["9362"],"URL":"https:\/\/doi.org\/10.1007\/s00034-011-9362-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9,27]]}}}