乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T15:40:43Z","timestamp":1725378043260},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"7-8","license":[{"start":{"date-parts":[[2004,7,1]],"date-time":"2004-07-01T00:00:00Z","timestamp":1088640000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2004,7,1]],"date-time":"2004-07-01T00:00:00Z","timestamp":1088640000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Ann. T\u00e9l\u00e9commun."],"published-print":{"date-parts":[[2004,7]]},"DOI":"10.1007\/bf03180023","type":"journal-article","created":{"date-parts":[[2021,7,7]],"date-time":"2021-07-07T06:33:22Z","timestamp":1625639602000},"page":"807-837","source":"Crossref","is-referenced-by-count":0,"title":["Int\u00e9gration sur plate-forme mat\u00e9rielle\/logicielle de sp\u00e9cifications \u2018C\u2019 parall\u00e8les","Integration of parallel \u00abC\u00bb specifications on hardware\/software platforms"],"prefix":"10.1007","volume":"59","author":[{"given":"Ivan","family":"Aug\u00e9","sequence":"first","affiliation":[]},{"given":"Fr\u00e9d\u00e9ric","family":"P\u00e9trot","sequence":"additional","affiliation":[]},{"given":"Fran\u00e7ois","family":"Donnet","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Gomez","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"BF03180023_CR1","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/BF02477176","volume":"1","author":"P. Quinton","year":"1989","unstructured":"Quinton (P.)van Dongen (V.), \u201cThe mapping of linear recurrence equations on regular arrays\u201d, InJournal ofvlsi Signal Processing, vol. 1, pages 95\u2013113, October 1989.","journal-title":"Journal of Xvlsi Signal Processing"},{"issue":"1","key":"BF03180023_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/0167-9260(92)90008-M","volume":"14","author":"J. Xue","year":"1992","unstructured":"ue (J.)Lengauer (C.), \u201cThe synthesis of control signals for one-dimensional systolic arrays\u201d, InIntegration, thevlsi journal, vol. 14, no 1, pages 1\u201332, 1992.","journal-title":"Integration, the Xvlsi journal"},{"key":"BF03180023_CR3","unstructured":"Calland (P.-Y.)Risset (T.), \u201cPrecise tiling for uniform loop nests\u201d, InProc. of Int. Conf. on Application Specific Array Processors, pages 330\u2013337, 1995."},{"key":"BF03180023_CR4","doi-asserted-by":"crossref","unstructured":"Zissulcscu (C.),Stefanov (T.),Kienhuis (B.),Deprettere (E.), \u201cLaura: Leiden architecture research and exploration tool\u201d, InProc. of the 13th Int. Conf. on Field Programmable Logic and Applications, (Lisbon, Portugal), pages 911\u2013920, September 2003.","DOI":"10.1007\/978-3-540-45234-8_88"},{"key":"BF03180023_CR5","doi-asserted-by":"crossref","unstructured":"Derrien (S.),Guillou (A. C.),Quinton (P.),Risset (T.),Wagner (C.), \u201cAutomatic synthesis of efficient interfaces for compiled regular architectures\u201d, InProc. of Int. Samos Workshop on Systems, Architectures, Modeling and Simulation, (Samos, Greece), July 2002.","DOI":"10.1201\/9780203913185.ch7"},{"key":"BF03180023_CR6","unstructured":"Coussy (P.),Synth\u00e8se d\u2019interface de communication pour les composants virtuels, Th\u00e8se de doctorat, Universit\u00e9 de Bretagne Sud,lester, d\u00e9cembre 2003."},{"key":"BF03180023_CR7","doi-asserted-by":"crossref","unstructured":"Goossens (G.),Praet (J. V.),Lanneer (D.),Geurts (W.),Thoen (F.),Programmable Chips in Consumer Electronics and Telecommuncations \u2014 Architectures and Design Technology, pages 135\u2013164. Kluwer Academic Publishers, 1996.","DOI":"10.1007\/978-94-009-0187-2_6"},{"key":"BF03180023_CR8","unstructured":"Aditya (S.),Rau (B. R.),Kathail (V.), \u201cAutomatic architectural synthesis ofvliw andepic processors\u201d, InProc. of the Int. Symp. on System Synthesis, pages 107\u2013113, 1999."},{"key":"BF03180023_CR9","doi-asserted-by":"crossref","unstructured":"Faraboschi (P.),Brown (G.),Fisher (J. A.),Desoli (G.),Homewood (F.), \u201cLx a technology platform for customizablevliw embedded processing\u201d, InProc. of the 27th Int. Symp. on Computer architecture, (New York,ny, usa), pages 203\u2013213,acm Press, 2000.","DOI":"10.1145\/342001.339682"},{"key":"BF03180023_CR10","doi-asserted-by":"crossref","unstructured":"Chou (P. H.),Ortega (R. B.),Borriello (G.), \u201cThe chinook Hardware\/Software co-synthesis system\u201d, InProc. of the Int. Symp. on System Synthesis, (Cannes, France), pages 22\u201327, september 1995.","DOI":"10.1145\/224486.224491"},{"key":"BF03180023_CR11","doi-asserted-by":"crossref","unstructured":"Vercauteren (S.),Lin (B.),Man (H. D.), \u201cConstructing application-specific heterogeneous embedded architectures from customhw\/sw applications\u201d, InProc. of the Design Automation Conf. (Las Vegas, Nevada), pages 521\u2013526, June 1996.","DOI":"10.1145\/240518.240617"},{"key":"BF03180023_CR12","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/54.232470","volume":"10","author":"R. K. Gupta","year":"1993","unstructured":"Gupta (R. K.)Michelli (G. D.), \u201cHardware-software cosynthesis for digital systems\u201d, Inieee Design and Test of Computers, vol. 10, pages 29\u201341, September 1993.","journal-title":"Xieee Design and Test of Computers"},{"key":"BF03180023_CR13","doi-asserted-by":"crossref","unstructured":"de Kock (E.),Essink (G.),Smits (W.),van der Wolf (P.),Brunel (J.-Y.),Kruijtzer (W.),Lieverse (P.),Vissers (K.), \u201cYapi Application modeling for signal processing systems\u201d, InProc. of the 37th Design Automation Conf., pages 402\u2013405, June 2000.","DOI":"10.1109\/DAC.2000.855344"},{"key":"BF03180023_CR14","unstructured":"Kahn (G.), \u201cThe semantics of a simple language for parallel programming\u201d, InProc. of information Processing 74, (Stockolm, Sweden), pages 471\u2013475, August 1974."},{"key":"BF03180023_CR15","first-page":"366390","volume":"85","author":"S. Edwards","year":"1997","unstructured":"Edwards (S.),Lavagno (L.),Lee (E. A.),Sangiovanni-Vincentelli (A.), \u201cDesign of embedded systems Formal models, validation, and synthesis\u201d, InProc. of theieee, vol. 85, pages 366390, March 1997.","journal-title":"Proc. of the Xieee"},{"key":"BF03180023_CR16","doi-asserted-by":"crossref","unstructured":"Balarin (F.),Chiodo (M.),Giusto (P.),Hsieh (H.),Jurecska (A.),Lavagno (L.),Passerone (C.),Sangovnanni-Vincentelli (A.),Sentovich (E.),Suzuki (K.),Tabbara (B.),Hardware-software co-design of embedded systems: the Polis approach. Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"BF03180023_CR17","doi-asserted-by":"crossref","unstructured":"Brunel (J.-Y),Kruijtzer (W. M.),Kenter (H. J. H. N.),P\u00e9trot (F.),Pasquier (L.),de Kock (E. A.),Smits (W. J. M.), \u201cCosy communication ip\u2019s\u2019, InProc. of the 37th Design Automation Conf. (Los Angeles,ca), pages 406\u2013409, June 2000.","DOI":"10.1145\/337292.337515"},{"key":"BF03180023_CR18","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MC.2003.1193228","volume":"36","author":"F. Balarin","year":"2003","unstructured":"Balarin (F.),Hsieh (H.),Lavagno (L.),Passerone (C.),Sangiovanni-Vincentelli (A.),Watanabe (Y.), \u201cMetropolis: An integrated environment for electronic system design\u201d Inieee Computer, vol. 36, pages 45\u201352, April 2003.","journal-title":"Xieee Computer"},{"key":"BF03180023_CR19","unstructured":"Parks (T. M.),Bounded Scheduling of Process Networks, Th\u00e8se de doctorat, Electronics Research Laboratory, Berkeley, 1995."},{"key":"BF03180023_CR20","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/5.381846","volume":"83","author":"E. A. Lee","year":"1995","unstructured":"Lee (E. A.)Parks (T. M.), \u201cDataflow process networks\u201d, InProc. of theieee, vol. 83, pages 773\u2013801, May 1995.","journal-title":"Proc. of the Xieee"},{"key":"BF03180023_CR21","doi-asserted-by":"crossref","unstructured":"P\u00e9trot (F.),Gomez (P),Hommais (D.), \u201cLightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect\u201d, InEmbedded Software for SoC (Jerraya (A. A.),Yoo (S.),Verkest (D.),Wehn (N.), eds.), part 1, chapter 3, pages 25\u201338, Kluwer Academic Publisher, November 2003.","DOI":"10.1007\/0-306-48709-8_3"},{"key":"BF03180023_CR22","unstructured":"P\u00e9trot (F.),Hommais (D.),Greiner (A.), \u201cCycle precise core based hardware\/software system simulation with predictable event propagation\u201d, InProc. of the 23 Euromicro Conf. (Budapest, Hungary), pages 182\u2013187, September 1997."},{"key":"BF03180023_CR23","doi-asserted-by":"crossref","unstructured":"Aug\u00e9 (I.),Bawa (R. K.),Guerrier (P.),Greiner (A.),Jacomme (L.),P\u00e9trot (F.), \u201cUser guided high level synthesis\u201d, InVLSI: Integrated Systems on Silicon (Reis (R.)Claensen (L.), eds.), (Gramado, Brazil), pages 464\u2013475,ifip, Chapman & Hall, August 1997.","DOI":"10.1007\/978-0-387-35311-1_38"},{"key":"BF03180023_CR24","unstructured":"jpeg committee, http: \/\/www.jpeg.org\/,jpeg is standardized iniso\/iec is 10918-1\/2."},{"key":"BF03180023_CR25","doi-asserted-by":"crossref","unstructured":"Guestafson (J. L.),Montry (G. R.),Berner. (R. E.), \u201cDevelopment of parallel methods for a 1024-processor hypercube\u201d, Insiam Journal on Scientific and Statistical Computing, vol. 9, July 1988.","DOI":"10.1137\/0909041"},{"key":"BF03180023_CR26","unstructured":"Lee (E. A.), \u201cRecurrences, iteration, and conditionals in statically scheduled block diagram languages\u201d, InProc. of the Thirdieee vlsi Signal Processing Workshop, (Monterey,ca), November 1988."},{"key":"BF03180023_CR27","doi-asserted-by":"crossref","unstructured":"Sgroi (M.),Lavagno (L.),Watanabe (Y.),Sangiovanni-Vincentelli (A.), \u201cSynthesis of embedded software using free-choice petri nets\u201d, InProc. of Design Automation Conf, (New Orleans,la), pages 805\u2013810, June 1999.","DOI":"10.1145\/309847.310073"},{"key":"BF03180023_CR28","doi-asserted-by":"crossref","unstructured":"Su (F.-S.),Hsiung (P.-A.), \u201cExtended quasi-static scheduling for formal synthesis and code generation of embedded software\u201d, InProc. of the 10th Int. Symp. on Hardware\/Software Codesign, (Estes Park,co), pages 211\u2013216, May 2002.","DOI":"10.1145\/774789.774832"},{"key":"BF03180023_CR29","unstructured":"Niedermeier (T.), \u201cDraft Standardomt 324:pi-Bus\u201d, tech. rep., Open Microprocessor Initiative, December 1996. Rev. 0.3d."},{"key":"BF03180023_CR30","unstructured":"Group (0.-C. B. D. W.), \u201cVirtual component interface standard version 2\u201d, tech. rep.,vsi Alliance, April 2001.ocb 2 2.x, www.vsia.org."},{"key":"BF03180023_CR31","unstructured":"Kane (G.),Heinrich (J.),mips risc Architecture. Prentice Hall, 1992."},{"key":"BF03180023_CR32","unstructured":"Hill (M),Eggers (S.),Larus (J.),Taylor (G.),Adams (G.),Bose (B.),Gibson (G.),Hansen (P.),Keller (J.),KOng (S.),Lee (C.),Lee (D.),Pendleton (J.),Ritchie (S.),Wood (D.),Zorn (B.),Hilfinger (P.),Hodges (D.),Katz (R.),Ousterhout (J.),Patterson (D.), \u201cDesign decisions inspur a vlsi multiprocessor workstation\u201d, Inieee Computer, vol. 19, November 1986."},{"key":"BF03180023_CR33","doi-asserted-by":"crossref","unstructured":"Gharachorloo (K.),Lenoski (D.),Laudon (J.),Gibbons (P.),Gupta (A.),Hennessy (J.), \u201cMemory consistency and event ordering in scalable shared-memory multiprocessors\u201d, InProc. of the 17th Int. Symp. on Comp. Arch., pages 15\u201326,acm, May 1990.","DOI":"10.1145\/325096.325102"},{"key":"BF03180023_CR34","doi-asserted-by":"crossref","unstructured":"Hommais (D.),P\u00e9trot (F.),Auge (I.), \u201cA practical toolbox for system level communication synthesis\u201d, InProc. of the 9th Int. Symp. on Hardware\/Software Co-design, pages 48\u201353, April 2001.","DOI":"10.1145\/371636.371674"},{"key":"BF03180023_CR35","unstructured":"P\u00e9trot (F.),Hommais (D.),Greiner (A.), \u201cA simulation environment for core based embedded systems\u201d, InProc. of the 30th Int. Simulation Symp., (Atlanta, Georgia), pages 86\u201391, April 1997."},{"key":"BF03180023_CR36","doi-asserted-by":"crossref","unstructured":"Homais (D.),P\u00e9trot (F.), \u201cEfficient combinational loops handling for cycle precise simulation of system on a chip\u201d, InProc. of the 24th Euromicro Conf. (Vesteras, Sweden), pages pages 51\u201354, August 1998.","DOI":"10.1109\/EURMIC.1998.711775"},{"key":"BF03180023_CR37","doi-asserted-by":"crossref","unstructured":"Zhu (J.),Gajski (D. D.), \u201cSoft scheduling in high level synthesis\u201d,In Proc. of the 37th Design Automation Conf. (New Orleans), pages 154\u2013157, June 1999.","DOI":"10.1145\/309847.309917"},{"key":"BF03180023_CR38","unstructured":"Donnet (F.),Synth\u00e8se de Haut Niveau Contr\u00f4l\u00e9e par l\u2019Utilisateur, Th\u00e8se de doctorat, Universit\u00e9 Pierre et Marie Curie,lip6, janvier 2004."},{"key":"BF03180023_CR39","unstructured":"Aug\u00e9 (I.),Donnet (F.),P\u00e9trot (F.), \u201cRetiming finite state machines to control hardened datapaths\u201d, InProc. of the 16th Symp. on Integrated Circuits and Systems Design, (S\u00e3o Paulo, Brazil), pages 41\u201347, September 2003."},{"key":"BF03180023_CR40","doi-asserted-by":"crossref","unstructured":"Cotten (L.), \u201cMaximum rate pipelined systems\u201d, InProc.afips Spring Joint Computer Conference, pages 581\u2013586, 1969.","DOI":"10.1145\/1476793.1476883"},{"key":"BF03180023_CR41","unstructured":"Soclib Initiative, http:\/\/soclib.lip6.fr. Soclib is a library ofips in SystemC for SoC design."},{"key":"BF03180023_CR42","unstructured":"Jego (C.),Casseau (E.),Martin (E.), \u201cArchitectural synthesis of digital signal processing applications dedicated to submicron technologies\u201d, InProc. ofieee Int. Conf. on Electronics Circuits and Systems, (Malta), pages 533\u2013536, September 2001."}],"container-title":["Annales Des T\u00e9l\u00e9communications"],"original-title":[],"language":"fr","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03180023.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/BF03180023\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03180023.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T14:36:38Z","timestamp":1725374198000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BF03180023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,7]]},"references-count":42,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[2004,7]]}},"alternative-id":["BF03180023"],"URL":"https:\/\/doi.org\/10.1007\/bf03180023","relation":{},"ISSN":["0003-4347","1958-9395"],"issn-type":[{"type":"print","value":"0003-4347"},{"type":"electronic","value":"1958-9395"}],"subject":[],"published":{"date-parts":[[2004,7]]}}}