{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T16:28:24Z","timestamp":1648830504808},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,10,1]],"date-time":"1995-10-01T00:00:00Z","timestamp":812505600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of VLSI Signal Processing"],"published-print":{"date-parts":[[1995,10]]},"DOI":"10.1007\/bf02120033","type":"journal-article","created":{"date-parts":[[2005,9,14]],"date-time":"2005-09-14T05:47:30Z","timestamp":1126676850000},"page":"275-293","source":"Crossref","is-referenced-by-count":2,"title":["Pipeline interleaving design for FIR, IIR, and FFT array processors"],"prefix":"10.1007","volume":"10","author":[{"given":"Liang-Gee","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yeu-Shen","family":"Jehng","sequence":"additional","affiliation":[]},{"given":"Tzi-Dar","family":"Chiueh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1995,10,1]]},"reference":[{"key":"BF02120033_CR1","doi-asserted-by":"crossref","first-page":"1320","DOI":"10.1109\/TASSP.1987.1165274","volume":"ASSP-35","author":"Edward A. Lee","year":"1987","unstructured":"Edward A. Lee and David G. Messerschmitt, \u201cPipeline Interleaved Programmable DSP's Architecture,\u201dIEEE Trans. ASSP, Vol. ASSP-35, pp. 1320\u20131333, 1987.","journal-title":"IEEE Trans. ASSP"},{"key":"BF02120033_CR2","doi-asserted-by":"crossref","unstructured":"Edward A. Lee, \u201cProgrammable DSP Architectures: Part II,\u201dIEEE ASSP Magazine, pp. 4\u201314, Jan. 1989.","DOI":"10.1109\/53.16934"},{"key":"BF02120033_CR3","doi-asserted-by":"crossref","first-page":"1317","DOI":"10.1109\/JSSC.1989.572606","volume":"24","author":"Bradley J. Benschneider","year":"1989","unstructured":"Bradley J. Benschneider, William J. Bowhill, Elizabeth M. Cooper, Moshe N. Gavrielov, Paul E. Gronouwski, Vijay K. Maheshwari, Victor Peng, Jeffrey D. Pickholtz, and Sridhar Samudrala, \u201cA Pipelined 50-MHz CMOS 64-bit Floating-Point Arithmetic Processor,\u201dIEEE J. Solid-State Circuits, Vol. 24, pp. 1317\u20131323, 1989.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF02120033_CR4","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/12.2165","volume":"37","author":"Brian C. Mckinney","year":"1988","unstructured":"Brian C. Mckinney and Fayez El Guibaly, \u201cA Multiple-Access Pipeline Architecture for Digital Signal Processing,\u201dIEEE Trans. Computers. Vol. 37, pp. 283\u2013290, 1988.","journal-title":"IEEE Trans. Computers."},{"key":"BF02120033_CR5","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1109\/31.1776","volume":"35","author":"Bahman Barazesh","year":"1988","unstructured":"Bahman Barazesh, Jean-Claude Michalina, and Andre Picco, \u201cA VLSI Signal Processor with Complex Arithmetic Capability,\u201dIEEE Trans. Circuits and Systems, Vol. 35, pp. 495\u2013505, 1988.","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"BF02120033_CR6","unstructured":"S.Y. Kung,VLSI Array Processors, Prentice-Hall, pp. 480\u2013490, 1988."},{"key":"BF02120033_CR7","doi-asserted-by":"crossref","first-page":"750","DOI":"10.1109\/JSSC.1986.1052604","volume":"SC-21","author":"Frans J. Wijk Van","year":"1986","unstructured":"Frans J. Van Wijk, Jef L. Van Meerbergen, Frank P. Welten, Jan Stoter, Jos A. Huisken, Antoine Delaruelle, Karel J.E. Van Eerdewijk, Josef Schmid, and Jan H. Wittek, \u201cA 2-\u03bcm CMOS 8-MIPS Digital Signal Processor with Parallel Processing Capability,\u201dIEEE J. Solid-State Circuits, Vol. SC-21, pp. 750\u2013764, 1986.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF02120033_CR8","unstructured":"Bill Eichen, M.H. Davis, and B.D. Kulp, \u201cELECTRONIC DESIGN EXCLUSIVE: Floating-point math integrated on Chip makes DSP IC a standout,\u201dElectronic Design Magazine, pp. 159\u2013165, Feb. 1986."},{"key":"BF02120033_CR9","unstructured":"John Roesgen and Sayuri Tung, \u201cELECTRONIC DESIGN EXCLUSIVE: Moving memory off chip, DSP\u03bcP squeezes in more computational power,\u201dElectronic Design Magazine, pp. 159\u2013165, Feb. 1986."},{"key":"BF02120033_CR10","unstructured":"DSP56000 Digital Signal Processor User's Manual, Motorola, Inc., 1986."},{"key":"BF02120033_CR11","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/JSSC.1985.1052379","volume":"SC-20","author":"Richard W. Linderman","year":"1985","unstructured":"Richard W. Linderman, Paul M. Chau, Walter H. Ku, and Peter P. Reusens, \u201cCUSP: A 2-\u03bcm CMOS Digital Signal Processor,\u201dIEEE J. Solid-State Circuits, Vol. SC-20, pp. 761\u2013768, 1985.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF02120033_CR12","unstructured":"\u201cAdvanced product information user's manual,\u201d in\u03bcPD77230 Advanced Signal Processor, NEC Electronics U.S.A. Inc."},{"key":"BF02120033_CR13","unstructured":"\u201cData sheet for the \u03bcPD7720 signal processor interface (SPI),\u201d inDigital Signal Processor, NEC Electronics U.S.A. Inc."},{"key":"BF02120033_CR14","unstructured":"TMS32010 User's Guide, Texas Instruments Incorporated, 1983."},{"key":"BF02120033_CR15","volume-title":"The Architecture of Pipelined Computers","author":"P.M. Kogge","year":"1981","unstructured":"P.M. Kogge,The Architecture of Pipelined Computers, New York: McGraw-Hill, 1981."},{"key":"BF02120033_CR16","unstructured":"Liang-Gee Chen, Yeu-Shen Jehng, and Tzi-Dar Chiueh, \u201cPipeline Interleaving Design for FIR, IIR, and FFT,\u201d inProceedings of the Synthesis and Simulation Meeting and International Interchange, SASIMI Workshop, Kyoto, Japan, 1990, pp. 207\u2013214."},{"key":"BF02120033_CR17","unstructured":"Bill Travis, \u201cEDN's DSP-CHIP DIRECTORY: Single-chip DSPs advance in speed and versatility,\u201dEDN Magazine, pp. 125\u2013134, Oct. 1989."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02120033.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02120033\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02120033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T01:15:48Z","timestamp":1557796548000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02120033"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,10]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,10]]}},"alternative-id":["BF02120033"],"URL":"https:\/\/doi.org\/10.1007\/bf02120033","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[1995,10]]}}}