{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T03:10:13Z","timestamp":1735960213917,"version":"3.32.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1994,2,1]],"date-time":"1994-02-01T00:00:00Z","timestamp":760060800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of VLSI Signal Processing"],"published-print":{"date-parts":[[1994,2]]},"DOI":"10.1007\/bf02108195","type":"journal-article","created":{"date-parts":[[2005,9,13]],"date-time":"2005-09-13T21:13:38Z","timestamp":1126646018000},"page":"161-182","source":"Crossref","is-referenced-by-count":4,"title":["Verification of asynchronous interface circuits with bounded wire delays"],"prefix":"10.1007","volume":"7","author":[{"given":"Srinivas","family":"Devadas","sequence":"first","affiliation":[]},{"given":"Kurt","family":"Keutzer","sequence":"additional","affiliation":[]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1994,2,1]]},"reference":[{"key":"BF02108195_CR1","doi-asserted-by":"crossref","unstructured":"L. Lavagno, K. Keutzer, and A. Sangiovanni-Vincentelli, \u201cAlgorithms for synthesis of hazard-free asynchronous circuits,\u201dProceedings of the Design Automation Conference, June 1991, pp. 302\u2013308.","DOI":"10.1145\/127601.127685"},{"key":"BF02108195_CR2","volume-title":"Trace Theory for the Automatic Hierarchical Verification of Speed-Independent Circuits","author":"D.L. Dill","year":"1987","unstructured":"D.L. Dill,Trace Theory for the Automatic Hierarchical Verification of Speed-Independent Circuits. MIT Press, Cambridge 1987."},{"key":"BF02108195_CR3","doi-asserted-by":"crossref","unstructured":"D.L. Dill, \u201cTiming assumptions and verification of finite-state concurrent systems,\u201dProceedings of the Workshop on Automatic Verification Methods for Finite State Systems, vol. 407 ofLecture Notes in Computer Science, June 1989.","DOI":"10.1007\/3-540-52148-8_17"},{"key":"BF02108195_CR4","unstructured":"M.C. Browne, E.M. Clarke, and D.L. Dill, \u201cAutomatic circuit verification using temporal logic: two new examples,\u201dProceedings if Int'l. Conference on Computer Design: VLSI in Computers, October 1985, pp. 32\u201336."},{"key":"BF02108195_CR5","doi-asserted-by":"crossref","unstructured":"J. Burch, \u201cDelay models for verifying speed dependent asynchronous circuits,\u201dProceedings, Tau 92: 1992 ACM Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, March 1992.","DOI":"10.1109\/ICCD.1992.276267"},{"key":"BF02108195_CR6","doi-asserted-by":"crossref","unstructured":"N. Ishiura, M. Takahashi, and S. Yajima, \u201cTime-symbolic simulation for accurate timing verification,\u201dProceedings of the 26th Design Automation Conference, June 1989, pp. 497\u2013502.","DOI":"10.1145\/74382.74465"},{"key":"BF02108195_CR7","doi-asserted-by":"crossref","unstructured":"N. Ishiura, Y. Deguchi, and S. Yajima, \u201cCoded time-symbolic simulation using shared binary decision diagrams,\u201dProceedings of the 27th Design Automation Conference, June 1990, pp. 130\u2013135.","DOI":"10.1145\/123186.123240"},{"key":"BF02108195_CR8","unstructured":"S. Devadas, K. Keutzer, S. Malik, and A. Wang, \u201cEvent suppression: improving the efficiency of timing simulation for synchronous digital circuits,\u201dProceedings of the Brown\/MIT Advanced Research in VLSIand Parallel Sytems, March 1992, pp. 195\u2013209."},{"key":"BF02108195_CR9","unstructured":"C-J. Seger and R.E. Bryant, \u201cModelling of circuit delays in symbolic simulation,\u201dIFIP International Workshop on Applied Formal Methods for Correct VLSI Design, November 1989, pp. 625\u2013639."},{"key":"BF02108195_CR10","volume-title":"Theory and Design of Switching Circuits","author":"A.D. Friedman","year":"1975","unstructured":"A.D. Friedman and P.R. Menon,Theory and Design of Switching Circuits, Computer Science Press, Rockville, 1975."},{"key":"BF02108195_CR11","volume-title":"Switching and Finite Automata Theory","author":"Z. Kohavi","year":"1978","unstructured":"Z. Kohavi,Switching and Finite Automata Theory, McGraw Hill, New York, 1978."},{"key":"BF02108195_CR12","volume-title":"Asynchronous Sequential Switching Circuits","author":"S.H. Unger","year":"1969","unstructured":"S.H. Unger,Asynchronous Sequential Switching Circuits, Wiley Interscience, New York, 1969."},{"key":"BF02108195_CR13","first-page":"219","volume":"2","author":"N. Lynch","year":"1989","unstructured":"N. Lynch and Mark Tuttle, \u201cAn introduction to input\/output automata,\u201dCWI Quarterly, vol. 2, 1989, pp. 219\u2013246.","journal-title":"CWI Quarterly"},{"key":"BF02108195_CR14","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1147\/rd.92.0090","volume":"9","author":"E.B. Eichelberger","year":"1965","unstructured":"E.B. Eichelberger, \u201cHazard detection in combinational and sequential switching circuits,\u201dIBM Journal of Research and Development, vol. 9, 1965, pp. 90\u201399.","journal-title":"IBM Journal of Research and Development"},{"key":"BF02108195_CR15","doi-asserted-by":"crossref","unstructured":"S. Devadas, H-K.T. Ma, and A.R. Newton, \u201cOn the verification of sequential machines at differing levels of abstraction,\u201dIEEE Thansactions on Computer-Aided Design, June 1988, pp. 713\u2013722. Correction in May 1989.","DOI":"10.1109\/43.3210"},{"key":"BF02108195_CR16","unstructured":"L. Lavagno, K. Keutzer, and A. Sangiovanni-Vincentelli, \u201cSynthesis of verifiably hazard-free asynchronous control circuits,\u201dAdvanced Research in VLSI Conference, pp. 87\u2013102, March 1991."},{"key":"BF02108195_CR17","doi-asserted-by":"crossref","unstructured":"A. Ghosh, S. Devadas, and A.R. Newton, \u201cVerification of interacting sequential circuits,\u201dProceedings of the 27th Design Automation Conference, June 1990, pp. 213\u2013219.","DOI":"10.1145\/123186.123260"},{"key":"BF02108195_CR18","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. Bryant","year":"1986","unstructured":"R. Bryant, \u201cGraph-based algorithms for Boolean function manipulation,\u201dIEEE Transactions on Computers, vol. C-35, August 1986, pp. 677\u2013691.","journal-title":"IEEE Transactions on Computers"},{"key":"BF02108195_CR19","unstructured":"O. Coudert, C. Berthet, and J.C. Madre, \u201cVerification of sequential machines using Boolean functional vectors,\u201dIMEC-IFIP Int'l. Workshop on Applied Formal Methods for Correct VLSI Design, November 1989, pp. 111\u2013128."},{"key":"BF02108195_CR20","doi-asserted-by":"crossref","unstructured":"S. Devadas, K. Keutzer, S. Malik, and A. Wang, \u201cCertified timing verification and the transition delay of a circuit,\u201dProceedings of the Design Automation Conference, pp. 549\u2013555, June 1992.","DOI":"10.1109\/DAC.1992.227744"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02108195.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02108195\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02108195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T02:46:35Z","timestamp":1735958795000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02108195"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,2]]},"references-count":20,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1994,2]]}},"alternative-id":["BF02108195"],"URL":"https:\/\/doi.org\/10.1007\/bf02108195","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1994,2]]}}}