{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T11:45:10Z","timestamp":1648899910962},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1995,10,1]],"date-time":"1995-10-01T00:00:00Z","timestamp":812505600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of VLSI Signal Processing"],"published-print":{"date-parts":[[1995,10]]},"DOI":"10.1007\/bf02106827","type":"journal-article","created":{"date-parts":[[2005,9,12]],"date-time":"2005-09-12T22:45:45Z","timestamp":1126565145000},"page":"133-150","source":"Crossref","is-referenced-by-count":1,"title":["A unified partitioning and scheduling scheme for mapping multi-stage regular iterative algorithms onto processor arrays"],"prefix":"10.1007","volume":"11","author":[{"given":"Yin -Tsung","family":"Hwang","sequence":"first","affiliation":[]},{"given":"Yu Hen","family":"Hu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1995,10,1]]},"reference":[{"key":"BF02106827_CR1","unstructured":"S. Kung,VLSI Array Processors, Prentice Hall, 1987."},{"key":"BF02106827_CR2","unstructured":"K. Jainandunsing, \u201cOptimal partitioning scheme for wavefront\/systolic array processors,\u201dProc. IEEE Symposium on Circuits and Systems, 1986."},{"key":"BF02106827_CR3","doi-asserted-by":"crossref","unstructured":"S. Horiike et al., \u201cA design method of systolic arrays under the constraint of the number of processors,\u201dProc. ICASSP, pp. 764\u2013767, 1987.","DOI":"10.1109\/ICASSP.1987.1169584"},{"key":"BF02106827_CR4","doi-asserted-by":"crossref","unstructured":"P. Kuchibhotla and B. Rao, \u201cEfficient scheduling methods for partitioned systolic algorithms,\u201dInt'l Conf. on Application Specific Arrays Processors, pp. 649\u2013663, August 1992.","DOI":"10.1109\/ASAP.1992.218538"},{"key":"BF02106827_CR5","doi-asserted-by":"crossref","unstructured":"E.F. Deprettere, \u201cCellular broadcast in regular processor arrays,\u201d K. Yao et al. (Eds.),VLSI Signal Processing V, pp. 319\u2013331. IEEE, October 1992.","DOI":"10.1109\/VLSISP.1992.641064"},{"key":"BF02106827_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TC.1986.1676652","volume":"c-35","author":"D. Moldovan","year":"1986","unstructured":"D. Moldovan and J. Fortes, \u201cPartitioning and mapping algorithms into fixed size systolic arrays,\u201dIEEE Trans. on Computers, Vol. c-35, pp. 1\u201312, 1986.","journal-title":"IEEE Trans. on Computers"},{"key":"BF02106827_CR7","doi-asserted-by":"crossref","unstructured":"J. Navarro et al., \u201cPartitioning: An essential step in mapping algorithms into systolic array processors,\u201dComputer, pp. 77\u201389, July 1987.","DOI":"10.1109\/MC.1987.1663622"},{"key":"BF02106827_CR8","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1117\/12.960497","volume":"614","author":"S. Rao","year":"1986","unstructured":"S. Rao and T. Kailath, \u201cWhat is a systolic algorithm,\u201dSPIE, Vol. 614, pp. 34\u201348, 1986.","journal-title":"SPIE"},{"key":"BF02106827_CR9","doi-asserted-by":"crossref","unstructured":"J. Bu, E.F. Deprettere, and P. Dewilde, \u201cA design methodology for fixed-size systolic array,\u201dInt'l Conf. on Application Specific Array Processors, pp. 591\u2013603, 1990.","DOI":"10.1109\/ASAP.1990.145495"},{"key":"BF02106827_CR10","unstructured":"J. Bu and E. F. Deprettere, \u201cProcessor clustering for the design of optimal fixed-size systolic arrays,\u201d E. Deprettere and A.-J. van der Veen (Eds.),Algorithms and parallel VLSI architectures, Elsevier Science Publishers, 1991, Vol. A, Ch. 16, pp. 341\u2013362."},{"key":"BF02106827_CR11","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/71.97900","volume":"2","author":"J.-P. Sheu","year":"1991","unstructured":"J.-P. Sheu and T.-H. Tai, \u201cPartitioning and mapping nested loops on multiprocessor systems,\u201dIEEE Trans. on Parallel and Distributed Systems, Vol. 2, pp. 430\u2013439, 1991.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"BF02106827_CR12","doi-asserted-by":"crossref","unstructured":"R. Stewart, \u201cMapping signal processing algorithms to fixed architectures,\u201dProc. ICASSP, pp. 2037\u20132040, 1988.","DOI":"10.1109\/ICASSP.1988.197028"},{"key":"BF02106827_CR13","unstructured":"S. Mirchandaney and J. Saltz, \u201cA scheme for supporting automatic data migration on multicomputers,\u201d D. Walker and Q. Stout (Eds.),The Fifth Distributed Memory Computing Conf., pp. 1028\u20131037, April 1990."},{"key":"BF02106827_CR14","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/BF00925118","volume":"4","author":"Y. Hwang","year":"1992","unstructured":"Y. Hwang and Y. Hu, \u201cMssm\u2014a design aide for multi-stage systolic mapping,\u201dJ. of VLSI Signal Processing, Vol. 4, pp. 125\u2013145, 1992.","journal-title":"J. of VLSI Signal Processing"},{"key":"BF02106827_CR15","unstructured":"S. Rao, \u201cRegular iterative algorithms and their implementations on processor arrays,\u201d Ph.D. thesis, Stanford University, October 1985."},{"key":"BF02106827_CR16","unstructured":"A. Schrijver,Theory of Integer and Linear Programming, John Wiely and Sons, 1988."},{"key":"BF02106827_CR17","unstructured":"Y. Wong and J.-M. Delosme, \u201cOptimization of processor count for systolic arrays,\u201d Technical Report YALEU\/DCS\/RR-697, Yale University, May 1989."},{"key":"BF02106827_CR18","unstructured":"S. Kung and S. Jean, \u201cA VLSI array compiler system (vacs) for array design,\u201d R. Brodersen and H.S. Moscovitz (Eds.),VLSI Signal Processing III, pp. 495\u2013508, IEEE Press, 1988."},{"key":"BF02106827_CR19","doi-asserted-by":"crossref","first-page":"452","DOI":"10.1109\/71.97902","volume":"2","author":"M.E. Wolf","year":"1991","unstructured":"M.E. Wolf and M.S. Lam, \u201cA loop transformation theory and an algorithm to maximize parallelism,\u201dIEEE Trans. on Parallel and Distributed Systems, Vol. 2, pp. 452\u2013471, 1991.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"BF02106827_CR20","unstructured":"L.-C. Lu and M. Chen, \u201cNew loop transformation techniques for massive parallelism,\u201d Technical Report YALEU\/DCS\/TR-833, CS Department, Yale University, October 1990."},{"key":"BF02106827_CR21","volume-title":"Ph.D. thesis","author":"Y. Hwang","year":"1993","unstructured":"Y. Hwang, \u201cAutomatic mapping of multi-stage algorithms onto distributed memory systems,\u201d Ph.D. thesis, University of Wisconsin, Madison, August 1993."},{"key":"BF02106827_CR22","doi-asserted-by":"crossref","unstructured":"J. Teich and L. Thiele, \u201cA transformative approach to the partitioning of processor array,\u201dInt'l Conf. on Application Specific Arrays Processors, pp. 4\u201320. IEEE, August 1992.","DOI":"10.1109\/ASAP.1992.218585"},{"key":"BF02106827_CR23","doi-asserted-by":"crossref","unstructured":"A. Suarez, J. Llaberia, and A. Fernandez, \u201cScheduling partitions in systolic algorithms,\u201dInt'l Conf. on Application Specific Arrays Processors, pp. 619\u2013633. IEEE, August 1992.","DOI":"10.1109\/ASAP.1992.218540"},{"key":"BF02106827_CR24","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1007\/BF01602099","volume":"7","author":"H. Nelis","year":"1988","unstructured":"H. Nelis, E.F. Deprettere, and P. Dewilde, \u201cAutomatic design and partitioning of systolic\/wavefront arrays for VLSI,\u201dCircuits, Systems, and Signal Processing, Vol. 7, pp. 235\u2013252, 1988.","journal-title":"Circuits, Systems, and Signal Processing"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02106827.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02106827\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02106827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T11:02:19Z","timestamp":1557831739000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02106827"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,10]]},"references-count":24,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1995,10]]}},"alternative-id":["BF02106827"],"URL":"https:\/\/doi.org\/10.1007\/bf02106827","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[1995,10]]}}}