{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T18:00:09Z","timestamp":1725991209350},"publisher-location":"Singapore","reference-count":21,"publisher":"Springer Singapore","isbn-type":[{"type":"print","value":"9789811324222"},{"type":"electronic","value":"9789811324239"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-981-13-2423-9_11","type":"book-chapter","created":{"date-parts":[[2018,9,12]],"date-time":"2018-09-12T11:37:42Z","timestamp":1536752262000},"page":"140-154","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Power Efficient Hardware Implementation of the IF Neuron Model"],"prefix":"10.1007","author":[{"given":"Shuquan","family":"Wang","sequence":"first","affiliation":[]},{"given":"Shasha","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Zikai","family":"Nie","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Dou","sequence":"additional","affiliation":[]},{"given":"Weixia","family":"Xu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,9,13]]},"reference":[{"issue":"6197","key":"11_CR1","doi-asserted-by":"publisher","first-page":"668","DOI":"10.1126\/science.1254642","volume":"345","author":"PA Merolla","year":"2014","unstructured":"Merolla, P.A., et al.: A million spiking-neuron integrated circuit with a scalable communication network and interface Science. Science 345(6197), 668\u2013673 (2014)","journal-title":"Science"},{"key":"11_CR2","unstructured":"Schrauwen, B., van Campenhout, J.: Parallel hardware implementation of a broad class of spiking neurons using serial arithmetic. In: ESANN, pp. 623\u2013628 (2006)"},{"issue":"1\u20133","key":"11_CR3","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1159\/000094186","volume":"3","author":"J Moreno","year":"2006","unstructured":"Moreno, J., Thoma, Y., Sanchez, E., Eriksson, J., Iglesias, J., Villa, A.: The POEtic electronic tissue and its role in the emulation of large-scale biologically inspired spiking neural networks models. Complexus 3(1\u20133), 32\u201347 (2006). https:\/\/doi.org\/10.1159\/000094186","journal-title":"Complexus"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Hampton, A.N., Adami, C.: Evolution of robust developmental neural networks. In: Artificial Life IX. The Ninth International Conference on the Simulation and Synthesis of Living Systems (2004)","DOI":"10.7551\/mitpress\/1429.003.0074"},{"key":"11_CR5","first-page":"100","volume":"20","author":"D Floreano","year":"2005","unstructured":"Floreano, D., Epars, Y., Zufferey, J., Mattiussi, C.: Evolution of spiking neural circuits in autonomous mobile robots. Int. J. Intell. Syst. 20, 100 (2005)","journal-title":"Int. J. Intell. Syst."},{"key":"11_CR6","volume-title":"Foundations of Physiological Psychology","author":"N Carlson","year":"1992","unstructured":"Carlson, N.: Foundations of Physiological Psychology. Simon & Schuster, Needham Heights (1992)"},{"key":"11_CR7","unstructured":"Schuman, C.D., et al.: A Survey of Neuromorphic Computing and Neural Networks in Hardware (2017)"},{"key":"11_CR8","first-page":"379","volume":"8","author":"SY Bonabi","year":"2014","unstructured":"Bonabi, S.Y., Asgharian, H., Bakhtiari, R., Safari, S., Ahmadabadi, M.N.: FPGA implementation of a cortical network based on the Hodgkin-Huxley neuron model. Front. Neurosci. 8, 379 (2014)","journal-title":"Front. Neurosci."},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Rice, K.L., Bhuiyan, M.A., Taha, T.M., Vutsinas, C.N., Smith, M.C.: FPGA implementation of Izhikevich spiking neural networks for character recognition. In: International Conference on Reconfigurable Computing and FPGAs. Reconfig, pp. 451\u2013456. IEEE (2009)","DOI":"10.1109\/ReConFig.2009.77"},{"key":"11_CR10","first-page":"1642","volume":"23","author":"S Millner","year":"2010","unstructured":"Millner, S., Gr\u00fcbl, A., Meier, K., Schemmel, J., Schwartz, M.O.: A VLSI implementation of the adaptive exponential integrate-and-fire neuron model. Adv. Neural Inf. Process. Syst. 23, 1642\u20131650 (2010)","journal-title":"Adv. Neural Inf. Process. Syst."},{"key":"11_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1007\/BFb0100480","volume-title":"Engineering Applications of Bio-Inspired Artificial Neural Networks","author":"N Izeboudjen","year":"1999","unstructured":"Izeboudjen, N., Farah, A., Titri, S., Boumeridja, H.: Digital implementation of artificial neural networks: From VHDL description to FPGA implementation. In: Mira, J., S\u00e1nchez-Andr\u00e9s, J.V. (eds.) IWANN 1999. LNCS, vol. 1607, pp. 139\u2013148. Springer, Heidelberg (1999). https:\/\/doi.org\/10.1007\/BFb0100480"},{"key":"11_CR12","doi-asserted-by":"publisher","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","volume":"102","author":"BV Benjamin","year":"2014","unstructured":"Benjamin, B.V.: Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102, 699\u2013716 (2014)","journal-title":"Proc. IEEE"},{"key":"11_CR13","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1109\/JPROC.2014.2304638","volume":"102","author":"SB Furber","year":"2014","unstructured":"Furber, S.B., et al.: The SpiNNaker project. Proc. IEEE 102, 652\u2013665 (2014)","journal-title":"Proc. IEEE"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Shayani, H., et al.: Hardware implementation of a bio-plausible neuron model for evolution and growth of spiking neural networks on FPGA. In: NASA\/ESA Conference on Adaptive Hardware and Systems, pp. 236\u2013243 (2008)","DOI":"10.1109\/AHS.2008.13"},{"key":"11_CR15","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1016\/j.neucom.2006.11.029","volume":"71","author":"LP Maguire","year":"2007","unstructured":"Maguire, L.P.: Challenges for large-scale implementations of spiking neural networks on FPGAs. Neurocomputing 71, 13\u201329 (2007)","journal-title":"Neurocomputing"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Morgan, F., et al.: Exploring the evolution of NoC-based Spiking Neural Networks on FPGAs. In: International Conference on Field-Programmable Technology, pp. 300\u2013303 (2009)","DOI":"10.1109\/FPT.2009.5377663"},{"key":"11_CR17","doi-asserted-by":"publisher","first-page":"574","DOI":"10.1109\/TBCAS.2017.2666883","volume":"11","author":"R Wang","year":"2017","unstructured":"Wang, R.: Neuromorphic hardware architecture using the neural engineering framework for pattern recognition. IEEE Trans. Biomed. Circuits Syst. 11, 574\u2013584 (2017)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"key":"11_CR18","volume-title":"Spiking Neuron Models","author":"W Kistler","year":"2002","unstructured":"Kistler, W., Werner, M.: Spiking Neuron Models. Cambridge University Press, New York (2002)"},{"key":"11_CR19","doi-asserted-by":"publisher","unstructured":"Schemmel, J., et al.: A wafer-scale neuromorphic hardware system for large-scale neural modeling. IEEE International Symposium on Circuits and Systems (2010). https:\/\/doi.org\/10.1109\/ISCAS.2010.5536970","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"11_CR20","doi-asserted-by":"publisher","unstructured":"Stimberg, M., et al.: Equation-Oriented Specification of Neural Models for Simulations (2014). https:\/\/doi.org\/10.3389\/fninf.2014.00006","DOI":"10.3389\/fninf.2014.00006"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Maher, J., McGinley, B., Rocke, P., Morgan, F.: Intrinsic hardware evolution of neural networks in reconfigurable analogue and digital devices. In: 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM, Seattle, pp. 321\u2013322 (2006)","DOI":"10.1109\/FCCM.2006.53"}],"container-title":["Communications in Computer and Information Science","Advanced Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-981-13-2423-9_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,10]],"date-time":"2024-07-10T06:45:04Z","timestamp":1720593904000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-981-13-2423-9_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9789811324222","9789811324239"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-981-13-2423-9_11","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"ACA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Conference on Advanced Computer Architecture","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Changsha","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 August 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 August 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"aca2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/aca2018.tcarch.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}