乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T16:48:32Z","timestamp":1725814112524},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662457108"},{"type":"electronic","value":"9783662457115"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-662-45711-5_8","type":"book-chapter","created":{"date-parts":[[2014,12,5]],"date-time":"2014-12-05T10:40:15Z","timestamp":1417776015000},"page":"129-146","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Improved Cube List Based Cube Pairing Approach for Synthesis of ESOP Based Reversible Logic"],"prefix":"10.1007","author":[{"given":"Chandan","family":"Bandyopadhyay","sequence":"first","affiliation":[]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,12,6]]},"reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1147\/rd.142.0152","volume":"14","author":"RW Keyes","year":"1970","unstructured":"Keyes, R.W., Landauer, R.: Minimal energy dissipation in logic. IBM J. Res. Dev. 14, 152\u2013157 (1970)","journal-title":"IBM J. Res. Dev."},{"key":"8_CR2","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5, 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"key":"8_CR3","first-page":"114","volume":"38","author":"GE Moore","year":"1965","unstructured":"Moore, G.E.: Cramming more components onto integrated circuits. Electronics 38, 114\u2013117 (1965)","journal-title":"Electronics"},{"key":"8_CR4","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"6","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Log. Res. Dev. 6, 525\u2013532 (1973)","journal-title":"IBM J. Log. Res. Dev."},{"key":"8_CR5","volume-title":"Quantum Computation and Quantum Information","author":"M Nielsen","year":"2000","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2000)"},{"issue":"7","key":"8_CR6","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1364\/OL.12.000542","volume":"12","author":"R Cuykendall","year":"1987","unstructured":"Cuykendall, R., Andersen, D.: Reversible optical computing circuits. Opt. Lett. 12(7), 542\u2013544 (1987)","journal-title":"Opt. Lett."},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1088\/0957-4484\/4\/1\/002","volume":"4","author":"R Merkle","year":"1993","unstructured":"Merkle, R.: Reversible electronic logic using switches. Nanotechnology 4, 21\u201340 (1993)","journal-title":"Nanotechnology"},{"issue":"1\u20132","key":"8_CR8","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/S0167-9260(02)00051-2","volume":"33","author":"B Desoete","year":"2002","unstructured":"Desoete, B., De Vos, A.: A reversible carry-look-ahead adder using control gates. Integr. VLSI J. 33(1\u20132), 89\u2013104 (2002)","journal-title":"Integr. VLSI J."},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Kole, D.K., Rahaman, H., Das, D.K., Bhattacharya, B.B.: Optimal reversible logic circuits synthesis based on a hybrid DFS-BFS technique. In: Proceedings of the International Symposium on Electronic System Design (ISED), pp. 208\u2013212 (2010)","DOI":"10.1109\/ISED.2010.47"},{"key":"8_CR10","unstructured":"Lukac, M., Pivtoraiko, M., Mishchenko, A., Perkowski, M.: Automated synthesis of generalized reversible cascades using genetic. In: 5th International Workshop on Boolean Problems, Freiberg, Sachsen, pp. 33\u201345 (2002)"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Miller, D., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Design Automation Conference, June 2003, pp. 318\u2013323 (2003)","DOI":"10.1145\/775832.775915"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. In: DAC 2009, pp. 270\u2013275 (2009)","DOI":"10.1145\/1629911.1629984"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Fazel, K., Thornton, M., Rice, J. E.: ESOP based Toffoli gate cascade generation. In: PACRIM, pp. 206\u2013209 (2007)","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"8_CR14","unstructured":"Mishchenko, A., Perkowski, M.: Fast heuristic minimization of exclusive-sums-of-products. In: 6th Reed-Muller Workshop, pp. 242\u2013250 (2001)"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Rice, J. E., Suen, V.: Using autocorrelation coefficient-based cost functions in ESOP-based Toffoli gate cascade generation. In: CCECE, May 2010, pp. 1\u20136 (2010)","DOI":"10.1109\/CCECE.2010.5575167"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Rice, J.E., Nayeem, N.M.: Ordering techniques for ESOP-based Toffoli cascade generation. In: PacRim 2011, August 2011, pp. 274\u2013279 (2011)","DOI":"10.1109\/PACRIM.2011.6032905"},{"key":"8_CR17","doi-asserted-by":"publisher","first-page":"385","DOI":"10.2298\/FUEE1103385N","volume":"24","author":"NM Nayeem","year":"2011","unstructured":"Nayeem, N.M., Rice, J.E.: A shared-cube approach to ESOP-based synthesis of reversible logic. Facta Univ. Ser.: Electron. Energ. 24, 385\u2013402 (2011)","journal-title":"Facta Univ. Ser.: Electron. Energ."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Shafaei, A., Saeedi, M., Pedram, M.: Reversible logic synthesis of k-input, m-output lookup tables. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE \u201913). EDA Consortium, San Jose, CA, USA, pp. 1235\u20131240 (2013)","DOI":"10.7873\/DATE.2013.256"},{"issue":"3","key":"8_CR19","doi-asserted-by":"publisher","first-page":"403","DOI":"10.2298\/FUEE1103403L","volume":"24","author":"M Lukac","year":"2011","unstructured":"Lukac, M., Kameyama, M., Perkowski, M., Kerntopf, P.: Decomposition of reversible logic function based on cube-reordering. Facta Univ. 24(3), 403\u2013422 (2011)","journal-title":"Facta Univ."},{"key":"8_CR20","unstructured":"Datta, K., Rathi, G., Sengupta, I., Rahaman, H.: An improved reversible circuit synthesis approach using clustering of ESOP cubes. In: 18th Reed-Muller Workshop (2013)"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Drechsler, R., Finder, A., Wille, R.: Improving ESOP-based synthesis of reversible logic using evolutionary algorithms. In: EvoApplications, pp. 151\u2013161 (2011)","DOI":"10.1007\/978-3-642-20520-0_16"},{"key":"8_CR22","unstructured":"Maslov, D.: Reversible logic synthesis benchmark page (2002). http:\/\/www.cs.uvic.ca\/dmaslov\/"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Bandyopadhyay, C., Rahaman, H., Drechesler, R.: A cube pairing approach for synthesis of ESOP-based reversible circuit. In: IEEE 44th International Symposium on Multiple-Valued Logic (ISMVL-2014), Bremen, Germany (2014)","DOI":"10.1109\/ISMVL.2014.27"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Wille, R., Grosse, D., Teuber, L., Dueck, G.W., Drechsler, R.: Revlib: an online resources for reversible functions and reversible circuits. In: 38th ISMVL, May 2008, vol. 24, pp. 220\u2013225 (2008)","DOI":"10.1109\/ISMVL.2008.43"},{"key":"8_CR25","unstructured":"Rice, J., Fazel, K., Thornton, M., Kent, K.: Toffoli gate cascade generation using ESOP minimization and QMDD-based swapping. In: Proceedings of 14th Reed-Muller Workshop, pp. 63\u201372 (2009)"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Sanaee, Y., Dueck, G.W.: Generating Toffoli networks from ESOP expressions. In: PacRim2009, August 2009, pp. 715\u2013719 (2009)","DOI":"10.1109\/PACRIM.2009.5291282"}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science XXIV"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-45711-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,8]],"date-time":"2023-02-08T07:15:46Z","timestamp":1675840546000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-662-45711-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783662457108","9783662457115"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-45711-5_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"6 December 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}