乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:38:52Z","timestamp":1743093532977,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642246685"},{"type":"electronic","value":"9783642246692"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-3-642-24669-2_27","type":"book-chapter","created":{"date-parts":[[2011,10,22]],"date-time":"2011-10-22T10:05:36Z","timestamp":1319277936000},"page":"276-286","source":"Crossref","is-referenced-by-count":0,"title":["On the Use of Multiplanes on a 2D Mesh Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Cruz","family":"Izu","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1145\/1183401.1183430","volume-title":"Proceedings of the 20th Annual International Conference on Supercomputing (ICS 2006)","author":"J. Balfour","year":"2006","unstructured":"Balfour, J., Dally, W.J.: Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th Annual International Conference on Supercomputing (ICS 2006), pp. 187\u2013198. ACM, New York (2006), doi:10.1145\/1183401.1183430"},{"issue":"2","key":"27_CR2","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1109\/71.127260","volume":"3","author":"W.J. Dally","year":"1992","unstructured":"Dally, W.J.: Virtual-Channel Flow Control. IEEE Trans. Parallel Distrib. Syst.\u00a03(2), 194\u2013205 (1992), doi:10.1109\/71.127260","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"27_CR3","first-page":"684","volume-title":"Proceedings of the 38th Annual Design Automation Conference (DAC 2001)","author":"W.J. Dally","year":"2001","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Annual Design Automation Conference (DAC 2001), pp. 684\u2013689. ACM, New York (2001), doi:10.1145\/378239.379048"},{"key":"27_CR4","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1145\/1284480.1284515","volume-title":"Proceedings of the 20th Annual Conference on Integrated Circuits and Systems Design (SBCCI 2007)","author":"E. Carara","year":"2007","unstructured":"Carara, E., Moraes, F., Calazans, N.: Router architecture for high-performance NoCs. In: Proceedings of the 20th Annual Conference on Integrated Circuits and Systems Design (SBCCI 2007), pp. 111\u2013116. ACM, New York (2007), doi:10.1145\/1284480.1284515"},{"key":"27_CR5","volume-title":"Interconnection Networks: an engineering Approach","author":"J. Duato","year":"1997","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks: an engineering Approach. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"27_CR6","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1109\/NOCS.2010.25","volume-title":"Proceedings of the 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip (NOCS 2010)","author":"F. Gilabert","year":"2010","unstructured":"Gilabert, F., Gomez, M.E., Medardoni, S., Bertozzi, D.: Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip. In: Proceedings of the 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip (NOCS 2010), pp. 165\u2013172. IEEE Computer Society, Washington, DC, USA (2010), http:\/\/dx.doi.org\/10.1109\/NOCS.2010.25 , doi:10.1109\/NOCS.2010.25"},{"issue":"5","key":"27_CR7","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2007.4378782","volume":"27","author":"P. Gratz","year":"2007","unstructured":"Gratz, P., Kim, C., Sankaralingam, K., Hanson, H., Shivakumar, P., Keckler, S.W., Burger, D.: On-Chip Interconnection Networks of the TRIPS Chip. IEEE Micro\u00a027(5), 41\u201350 (2007), doi:10.1109\/MM.2007.90","journal-title":"IEEE Micro"},{"issue":"8","key":"27_CR8","doi-asserted-by":"publisher","first-page":"763","DOI":"10.1093\/comjnl\/36.8.763","volume":"36","author":"C.R. Jesshope","year":"1993","unstructured":"Jesshope, C.R., Izu, C.: The MP1 Network Chip and its Application to Parallel Computers. The Computer Journal\u00a036(8), 763\u2013777 (1993), doi:10.1093\/comjnl\/36.8.763","journal-title":"The Computer Journal"},{"key":"27_CR9","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe","author":"A. Kahng","year":"2009","unstructured":"Kahng, A., Li, B., Peh, L.-S., Samadi, K.: Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration. In: Proceedings of the Conference on Design, Automation and Test in Europe. ACM, New York (2009)"},{"key":"27_CR10","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/NOCS.2008.4492722","volume-title":"Proceedings of the Second ACM\/IEEE International Symposium on Networks-on-Chip (NOCS 2008)","author":"H. Matsutani","year":"2008","unstructured":"Matsutani, H., Koibuchi, M., Wang, D., Amano, H.: Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks. In: Proceedings of the Second ACM\/IEEE International Symposium on Networks-on-Chip (NOCS 2008), pp. 23\u201332. IEEE Computer Society, Washington, DC, USA (2008)"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Noh, S., Ngo, V.-D., Jao, H., Choi, H.-W.: Multiplane Virtual Channel Router for Network-on-Chip Design. In: First International Conference on Communications and Electronics, ICCE 2006, October 10-11, pp. 348\u2013351 (2006), doi:10.1109\/CCE.2006.350796","DOI":"10.1109\/CCE.2006.350796"},{"issue":"5","key":"27_CR12","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/MM.2007.4378787","volume":"27","author":"J.D. Owens","year":"2007","unstructured":"Owens, J.D., Dally, W.J., Ho, R., Jayasimha, D.N., Keckler, S.W., Peh, L.-S.: Research Challenges for On-Chip Interconnection Networks. IEEE Micro\u00a027(5), 96\u2013108 (2007)","journal-title":"IEEE Micro"},{"key":"27_CR13","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L.-S., Jha, N.K.: Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In: Proceedings of the 9th IEEE International Symposium on High-Performance Computer Architecture, pp. 79\u201390 (February 2003)","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., Nagarajan, R., Gratz, P., Desikan, R., Gulati, D., Hanson, H., Kim, C., Liu, H., Ranganathan, N., Sethumadhavan, S., Sharif, S., Shivakumar, P., Yoder, W., McDonald, R., Keckler, S.W., Burger, D.C.: The Distributed Microarchitecture of the TRIPS Prototype Processor. In: 39th International Symposium on Microarchitecture (MICRO) (December 2006)","DOI":"10.1109\/MICRO.2006.19"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Vangal, S.R., et al.: An 80-tile sub-100w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits (2008)","DOI":"10.1109\/JSSC.2007.910957"},{"key":"27_CR16","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/1837274.1837315","volume-title":"Proceedings of the 47th Design Automation Conference (DAC 2010)","author":"Y.J. Yoon","year":"2010","unstructured":"Yoon, Y.J., Concer, N., Petracca, M., Carloni, L.: Virtual channels vs. multiple physical networks: a comparative analysis. In: Proceedings of the 47th Design Automation Conference (DAC 2010), pp. 162\u2013165. ACM, New York (2010), doi:10.1145\/1837274.1837315"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-24669-2_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T08:03:34Z","timestamp":1560845014000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-24669-2_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9783642246685","9783642246692"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-24669-2_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2011]]}}}