{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:22Z","timestamp":1725544882368},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_36","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T12:47:19Z","timestamp":1265374039000},"page":"317-325","source":"Crossref","is-referenced-by-count":0,"title":["Routing Resistance Influence in Loading Effect on Leakage Analysis"],"prefix":"10.1007","author":[{"given":"Paulo F.","family":"Butzen","sequence":"first","affiliation":[]},{"given":"Andr\u00e9 I.","family":"Reis","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"36_CR1","unstructured":"Semiconductor Industry Association, International Roadmap for Semiconductor (2006), \n \n http:\/\/public.itrs.net"},{"issue":"2","key":"36_CR2","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K. Roy","year":"2003","unstructured":"Roy, K., et al.: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-submicron CMOS Circuits. Proc. IEEE\u00a091(2), 305\u2013327 (2003)","journal-title":"Proc. IEEE"},{"issue":"3","key":"36_CR3","doi-asserted-by":"publisher","first-page":"353","DOI":"10.1049\/ip-cdt:20045084","volume":"152","author":"Agarwal","year":"2005","unstructured":"Agarwal, et al.: Leakage Power Analysis and Reduction: Models, Estimation and Tools. IEE Proceedings \u2013 Computers and Digital Techniques\u00a0152(3), 353\u2013368 (2005)","journal-title":"IEE Proceedings \u2013 Computers and Digital Techniques"},{"issue":"3","key":"36_CR4","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/JSSC.2003.821776","volume":"39","author":"S. Narendra","year":"2004","unstructured":"Narendra, S., et al.: Full-Chip Subthreshold Leakage Power Prediction and Reduction Techniques for Sub-0.18um CMOS. IEEE Journal of Solid-State Circuits\u00a039(3), 501\u2013510 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Cheng, Z., et al.: Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks. In: Proc. Int. Symposium Low Power Electronics and Design, pp. 239\u2013244 (1998)","DOI":"10.1145\/280756.280917"},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"Rao, R.M., et al.: Efficient Techniques for Gate Leakage Estimation. In: Proc. Int. Symposium Low Power Electronics and Design, pp. 100\u2013103 (2003)","DOI":"10.1145\/871506.871533"},{"key":"36_CR7","unstructured":"Ono, et al.: A 100nm Node CMOS Technology for Practical SOC Application Requirement. Tech. Digest of IEDM, pp. 511\u2013514 (2001)"},{"key":"36_CR8","unstructured":"Gusev, E., et al.: Ultrathin High-k Gate Stacks for Advanced CMOS Devices. Tech. Digest of IEDM, pp. 451\u2013454 (2001)"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Butzen, P.F., et al.: Simple and Accurate Method for Fast Static Current Estimation in CMOS Complex Gates with Interaction of Leakage Mechanisms. In: Proceedings Great Lakes Symposium on VLSI, pp. 407\u2013410 (2008)","DOI":"10.1145\/1366110.1366207"},{"issue":"8","key":"36_CR10","doi-asserted-by":"publisher","first-page":"1486","DOI":"10.1109\/TCAD.2005.855934","volume":"25","author":"S. Mukhopadhyay","year":"2006","unstructured":"Mukhopadhyay, S., Bhunia, S., Roy, K.: Modeling and Analysis of Loading Effect on Leakage of Nanoscaled Bulk-CMOS Logic Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a025(8), 1486\u20131495 (2006)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"36_CR11","doi-asserted-by":"crossref","unstructured":"Rastogi, W., Chen, S.: On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuit Based on Newton-Raphson Method. In: Proc. of Design Automation Conf., pp. 712\u2013715 (2007)","DOI":"10.1109\/DAC.2007.375256"},{"issue":"4","key":"36_CR12","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"M.A. Horowitz","year":"2001","unstructured":"Horowitz, M.A., Ho, R., Mai, K.: The Future of Wires. Proceedings of the IEEE\u00a089(4), 490\u2013504 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"36_CR13","unstructured":"Nangate FreePDK45 Generic Open Cell Library (2009), \n \n http:\/\/www.si2.org\/openeda.si2.org\/projects\/nangatelib"},{"issue":"11","key":"36_CR14","doi-asserted-by":"publisher","first-page":"2816","DOI":"10.1109\/TED.2006.884077","volume":"53","author":"W. Zhao","year":"2006","unstructured":"Zhao, W., Cao, Y.: New generation of Predictive Technology Model for sub-45nm early design exploration. IEEE Transactions on Electron Devices\u00a053(11), 2816\u20132823 (2006)","journal-title":"IEEE Transactions on Electron Devices"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:36:32Z","timestamp":1558272992000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}