乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T05:16:49Z","timestamp":1739855809690,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_30","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"256-265","source":"Crossref","is-referenced-by-count":4,"title":["Low-Power Soft Error Hardened Latch"],"prefix":"10.1007","author":[{"given":"Hossein","family":"Karimiyan Alidash","sequence":"first","affiliation":[]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"30_CR1","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R. Baumann","year":"2005","unstructured":"Baumann, R.: Soft Errors in Advanced Computer Systems. IEEE Design and Test of Computers\u00a022(3), 258\u2013266 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"30_CR2","doi-asserted-by":"crossref","unstructured":"Mitra, S., Zhang, M., Mak, T.M., Seifert, N., Zia, V., Kim, K.S.: Logic soft errors: a major barrier to robust platform design. In: Proc. Int. Test Conference, November 2005, pp. 687\u2013696 (2005)","DOI":"10.1109\/TEST.2005.1584031"},{"issue":"9","key":"30_CR3","doi-asserted-by":"publisher","first-page":"1255","DOI":"10.1109\/TC.2007.1070","volume":"56","author":"M. Omana","year":"2007","unstructured":"Omana, M., Rossi, D., Metra, C.: Latch susceptibility to transient faults and new hardening approach. IEEE Trans. Comput.\u00a056(9), 1255\u20131268 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"Seifert, N., Shipleg, P., Pant, M.D., Ambrose, V., Gil, B.: Radiation induced clock jitter and race. In: Int. Physics Reliability Symposium, April 2005, pp. 215\u201322 (2005)","DOI":"10.1109\/RELPHY.2005.1493087"},{"key":"30_CR5","unstructured":"Shivakumar, P., Kistler, M., Keckler, S.W., Burger, D., Alvisi, L.: Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proc. Int\u2019l Conference on Dependable Systems and Networks (DSN), June 2002, pp. 389\u2013399 (2002)"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Kastensmidt, F., Sterpone, L., Sonza Reorda, M., Carrro, L.: On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. In: Proc. IEEE Design, Automation and Test in Europe, pp. 1290\u20131295 (2005)","DOI":"10.1109\/DATE.2005.229"},{"issue":"3","key":"30_CR7","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1049\/iet-cdt.2008.0099","volume":"3","author":"M. Fazeli","year":"2009","unstructured":"Fazeli, M., Miremadi, S.G., Ejlali, A., Patooghy, A.: Low energy single event upset\/single event transient-tolerant latch for deep subMicron technologies. IET Computers & Digital Techniques\u00a03(3), 289\u2013303 (2009)","journal-title":"IET Computers & Digital Techniques"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Karnik, T., Vangal, S., Veeramachaneni, V., Hazucha, P., Erraguntla, V., Borkar, S.: Selective node engineering for chip-level soft error rate improvement. In: IEEE Symp. VLSI Circuits, June 2002, pp. 204\u2013205 (2002)","DOI":"10.1109\/VLSIC.2002.1015084"},{"key":"30_CR9","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T. Calin","year":"1996","unstructured":"Calin, T., Nicolaidis, M., Velazco, R.: Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nucl. Sci.\u00a043, 2874\u20132878 (1996)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"9","key":"30_CR10","doi-asserted-by":"publisher","first-page":"1536","DOI":"10.1109\/JSSC.2004.831449","volume":"39","author":"P. Hazucha","year":"2004","unstructured":"Hazucha, P., Karnik, T., Walstra, S., Bloechel, B.A., Tschanz, J.W., Maiz, J., Soumyanath, K., Dermer, G.E., Narendra, S., De, V., Borkar, S.: Measurements and analysis of SER-tolerant latch in a 90-nm dual-VT CMOS process. IEEE Journal of Solid-State Circuits\u00a039(9), 1536\u20131543 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"30_CR11","doi-asserted-by":"crossref","unstructured":"Sasaki, Y., Namba, K., Ito, H.: Circuit and Latch Capable of Masking Soft Errors with Schmitt Trigger. J. Electron. Test., 11\u201319 (June 2008)","DOI":"10.1007\/s10836-007-5034-2"},{"issue":"5\/6","key":"30_CR12","doi-asserted-by":"publisher","first-page":"567","DOI":"10.1147\/rd.475.0567","volume":"47","author":"V.G. Oklobdzija","year":"2003","unstructured":"Oklobdzija, V.G.: Clocking and Clocked Storage Elements in a Multi-Gigahertz Environment. IBM J. of Research and Development\u00a047(5\/6), 567\u2013584 (2003)","journal-title":"IBM J. of Research and Development"},{"key":"30_CR13","unstructured":"Kumar, J., Tahoori, M.B.: Use of pass transistor logic to minimize the impact of soft errors in combinational circuits. In: Workshop on System Effects of Logic Soft Errors (2005)"},{"issue":"1","key":"30_CR14","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/JSSC.2008.2007145","volume":"44","author":"S. Das","year":"2009","unstructured":"Das, S., Tokunaga, C., Pant, S., Ma, W.-H., Kalaiselvan, S., Lai, K., Bull, D.M., Blaauw, D.T.: RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance. IEEE J. of Solid-State Circuits\u00a044(1), 32\u201348 (2009)","journal-title":"IEEE J. of Solid-State Circuits"},{"issue":"10","key":"30_CR15","doi-asserted-by":"publisher","first-page":"1788","DOI":"10.1109\/TCAD.2008.2003268","volume":"27","author":"F. Dabiri","year":"2008","unstructured":"Dabiri, F., Nahapetian, A., Massey, T., Potkonjak, M., Sarrafzadeh, M.: General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a027(10), 1788\u20131797 (2008)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"30_CR16","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S. Mitra","year":"2005","unstructured":"Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K.S.: Robust system design with built-in soft-error resilience. Computer\u00a038(2), 43\u201352 (2005)","journal-title":"Computer"},{"issue":"6","key":"30_CR17","doi-asserted-by":"publisher","first-page":"3285","DOI":"10.1109\/TNS.2006.885380","volume":"53","author":"B. Narasimham","year":"2006","unstructured":"Narasimham, B., Bhuva, B.L., Holman, W.T., Schrimpf, R.D., Massengill, L.W., Witulski, A.F., Robinson, W.H.: The Effect of Negative Feedback on Single Event Transient Propagation in Digital Circuits. IEEE Trans. on Nuclear Science\u00a053(6), 3285\u20133290 (2006)","journal-title":"IEEE Trans. on Nuclear Science"},{"issue":"1","key":"30_CR18","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TDMR.2007.912778","volume":"8","author":"B. Narasimham","year":"2008","unstructured":"Narasimham, B., Shuler, R.L., Black, J.D., Bhuva, B.L., Schrimpf, R.D., Witulski, A.F., Holman, W.T., Massengill, L.W.: Quantifying the Reduction in Collected Charge and Soft Errors in the Presence of Guard Rings. IEEE Trans. on Device and Materials Reliability\u00a08(1), 203\u2013209 (2008)","journal-title":"IEEE Trans. on Device and Materials Reliability"},{"issue":"1","key":"30_CR19","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/JSSC.2008.2007150","volume":"44","author":"B. Stackhouse","year":"2009","unstructured":"Stackhouse, B., Bhimji, S., Bostak, C., Bradley, D., Cherkauer, B., Desai, J., Francom, E., Gowan, M., Gronowski, P., Krueger, D., Morganti, C., Troyer, S.: A 65 nm 2-Billion Transistor Quad-Core Itanium Processor. IEEE J. of Solid-State Circuits\u00a044(1), 18\u201331 (2009)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"30_CR20","first-page":"1","volume-title":"IFIP Series on VLSI-SoC","author":"V. Degalahal","year":"2006","unstructured":"Degalahal, V., Ramanarayanan, R., Vijaykrishnan, N., Xie, Y., Irwin, M.J.: Effect of Power Optimizations on Soft Error Rate. In: IFIP Series on VLSI-SoC, pp. 1\u201320. Springer, Heidelberg (2006)"},{"key":"30_CR21","unstructured":"Oklobdzija, V.G., Stojanovic, V.M., Markovic, D.M., Nedovic, N.: Digital System Clocking: High Performance and Low-Power Aspects. Wiley-IEEE (2005)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T00:26:23Z","timestamp":1739838383000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}