{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:20Z","timestamp":1725544880958},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_26","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T17:47:19Z","timestamp":1265392039000},"page":"216-226","source":"Crossref","is-referenced-by-count":0,"title":["BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation"],"prefix":"10.1007","author":[{"given":"Tom","family":"English","sequence":"first","affiliation":[]},{"given":"Ka","family":"Lok Man","sequence":"additional","affiliation":[]},{"given":"Emanuel","family":"Popovici","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","volume-title":"Low Power Methodology Manual For System-on-Chip Design","author":"M. Keating","year":"2007","unstructured":"Keating, M., Flynn, D., Aitken, R., Gibbons, A., Shi, K.: Low Power Methodology Manual For System-on-Chip Design. Springer, Heidelberg (2007)"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Macii, E., Zafalon, R.: Low-power EDA technologies: State-of-the-art and beyond. In: Advanced Signal Processing, Circuits, and System Design Techniques for Communications, May 2006, pp. 3\u201343 (2006)","DOI":"10.1109\/ASPCAS.2006.251122"},{"key":"26_CR3","unstructured":"International Technology Roadmap for Semiconductors (ITRS): 2007 edition. Technical report, Interconnect, page 44 (2007)"},{"issue":"6","key":"26_CR4","doi-asserted-by":"publisher","first-page":"655","DOI":"10.1109\/TVLSI.2005.848816","volume":"13","author":"S. Sridhara","year":"2005","unstructured":"Sridhara, S., Shanbhag, N.: Coding for System-on-Chip Networks: A Unified Framework. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a013(6), 655\u2013667 (2005)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"26_CR5","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/RME.2009.5201355","volume-title":"PRIME - 2009 PhD Research in Microelectronics and Electronics, Proceedings","author":"T. English","year":"2009","unstructured":"English, T., Man, K.L., Popovici, E.: A Switching Analysis and Visualisation Tool for Power Optimisation of SoC Buses. In: PRIME - 2009 PhD Research in Microelectronics and Electronics, Proceedings, pp. 264\u2013267. IEEE, Los Alamitos (2009)"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"Landman, P., Rabaey, J.: Architectural power analysis: The dual bit type method. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 173\u2013187 (June 1995)","DOI":"10.1109\/92.386219"},{"key":"26_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1007\/978-3-540-39762-5_62","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"P. Fugger","year":"2003","unstructured":"Fugger, P.: RTL-Based Signal Statistics Calculation Facilitates Low Power Design Approaches. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 559\u2013568. Springer, Heidelberg (2003)"},{"issue":"12","key":"26_CR8","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1016\/j.sysarc.2008.04.015","volume":"54","author":"S. Menon","year":"2008","unstructured":"Menon, S., Shankar, P.: COMPASS - A tool for evaluation of compression strategies for embedded processors. Journal of Systems Architecture\u00a054(12), 995\u20131003 (2008)","journal-title":"Journal of Systems Architecture"},{"key":"26_CR9","unstructured":"Synopsys: Switching Activity Interchange Format, \n \n http:\/\/www.synopsys.com\/"},{"key":"26_CR10","unstructured":"The Mathworks: MATLAB, \n \n http:\/\/www.mathworks.com\/products\/matlab\/"},{"key":"26_CR11","unstructured":"Kinsman, A., Nicolici, N., Ko, H.: MAC-MP3 decoder (2009), \n \n http:\/\/www.ece.mcmaster.ca\/~nicola\/mpeg.html"},{"key":"26_CR12","unstructured":"OpenCores: opencores.org, \n \n http:\/\/www.opencores.org\/"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:36:46Z","timestamp":1558287406000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}