{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:37Z","timestamp":1725544897907},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642118012"},{"type":"electronic","value":"9783642118029"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-3-642-11802-9_12","type":"book-chapter","created":{"date-parts":[[2010,2,5]],"date-time":"2010-02-05T12:47:19Z","timestamp":1265374039000},"page":"76-85","source":"Crossref","is-referenced-by-count":0,"title":["Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures"],"prefix":"10.1007","author":[{"given":"Javier","family":"Castro","sequence":"first","affiliation":[]},{"given":"Pilar","family":"Parra","sequence":"additional","affiliation":[]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K. Roy","year":"2000","unstructured":"Roy, K., Prasad, S.C.: Low-Power CMOS VLSI Circuit Design. Wiley-Interscience, Hoboken (2000)"},{"key":"12_CR2","unstructured":"Henzler, S.: Power Management Of Digital Circuits In Deep Sub-Micron CMOS Technologies. Springer Series in Advanced Microelectronics (2007)"},{"key":"12_CR3","volume-title":"Leakage in Nanometer CMOS Technologies","author":"S.G. Narendra","year":"2006","unstructured":"Narendra, S.G., Chandrakasan, A.: Leakage in Nanometer CMOS Technologies. Springer, Heidelberg (2006)"},{"key":"12_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3013-5","volume-title":"Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs","author":"X. Aragon\u00e8s","year":"1999","unstructured":"Aragon\u00e8s, X., Gonz\u00e1lez, J.L., Rubio, A.: Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Kluwer Academic Publishers, Dordrecht (1999)"},{"issue":"1","key":"12_CR5","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/TED.2007.911067","volume":"55","author":"S. Kim","year":"2008","unstructured":"Kim, S., et al.: Reducing ground-bounce noise and stabilizing the data-retention voltage of power-gating structures. IEEE Trans. on Electron Devices\u00a055(1), 197\u2013205 (2008)","journal-title":"IEEE Trans. on Electron Devices"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Kim, S., Kosonocky, S.V., Knebel, D.R.: Understanding and minimizing ground bounce during mode transition of power gating structures. In: Proc. of ISLPED, pp. 22\u201325 (2003)","DOI":"10.1145\/871506.871515"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Usami, K., et al.: Design and implementation of fine-grain power gating with ground bounce suppression. In: 22nd Conf. on VLSI Design, pp. 381\u2013386 (2009)","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"12_CR8","unstructured":"Kim, S., et al.: Minimizing inductive noise in system-on-a-chip with multiple power gating structures. In: Proc. of the 29th ESSCIRC, pp. 635\u2013638 (2003)"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Pakbaznia, E., Fallah, F., Pedram, M.: Charge recycling in MTCMOS circuits: concept and analysis. In: Proc. of the 43rd DAC, pp. 97\u2013102 (2006)","DOI":"10.1145\/1146909.1146940"},{"issue":"10","key":"12_CR10","doi-asserted-by":"crossref","first-page":"1798","DOI":"10.1109\/TCAD.2008.2003297","volume":"27","author":"E. Pakbaznia","year":"2008","unstructured":"Pakbaznia, E., Fallah, F., Pedram, M.: Charge recycling in power-gated CMOS circuits. IEEE Trans. on CAD\u00a027(10), 1798\u20131811 (2008)","journal-title":"IEEE Trans. on CAD"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Deepaksubramanyan, B.S., N\u00fa\u00f1ez, A.: Analysis of subthreshold leakage reduction in CMOS digital circuits. In: Proc. of 50th MWSCAS, pp. 1400\u20131404 (2007)","DOI":"10.1109\/MWSCAS.2007.4488809"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-11802-9_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:37:06Z","timestamp":1558273026000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-11802-9_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9783642118012","9783642118029"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-11802-9_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2010]]}}}