{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T16:17:43Z","timestamp":1732033063635},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642044670"},{"type":"electronic","value":"9783642044687"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-642-04468-7_15","type":"book-chapter","created":{"date-parts":[[2009,9,2]],"date-time":"2009-09-02T01:26:35Z","timestamp":1251854795000},"page":"173-186","source":"Crossref","is-referenced-by-count":55,"title":["The COMPASS Approach: Correctness, Modelling and Performability of Aerospace Systems"],"prefix":"10.1007","author":[{"given":"Marco","family":"Bozzano","sequence":"first","affiliation":[]},{"given":"Alessandro","family":"Cimatti","sequence":"additional","affiliation":[]},{"given":"Joost-Pieter","family":"Katoen","sequence":"additional","affiliation":[]},{"given":"Viet Yen","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Noll","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Roveri","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","series-title":"Lecture Notes in Computer Science","volume-title":"Formal Techniques for Networked and Distributed Systems - FORTE 2002","author":"G. Audemard","year":"2002","unstructured":"Audemard, G., Cimatti, A., Kornilowicz, A., Sebastiani, R.: Bounded Model Checking for Timed Systems. In: Peled, D.A., Vardi, M.Y. (eds.) FORTE 2002. LNCS, vol.\u00a02529. Springer, Heidelberg (2002)"},{"issue":"6","key":"15_CR2","first-page":"524","volume":"29","author":"C. Baier","year":"2003","unstructured":"Baier, C., Haverkort, B., Hermanns, H., Katoen, J.-P.: Model-checking algorithms for continuous-time Markov chains. IEEE TSE\u00a029(6), 524\u2013541 (2003)","journal-title":"IEEE TSE"},{"key":"15_CR3","series-title":"Lecture Notes in Artificial Intelligence","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-540-74128-2_1","volume-title":"Model Checking and Artificial Intelligence","author":"P. Bertoli","year":"2007","unstructured":"Bertoli, P., Bozzano, M., Cimatti, A.: A Symbolic Model Checking Framework for Safety Analysis, Diagnosis, and Synthesis. In: Edelkamp, S., Lomuscio, A. (eds.) MoChArt IV. LNCS (LNAI), vol.\u00a04428, pp. 1\u201318. Springer, Heidelberg (2007)"},{"key":"15_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1007\/3-540-49059-0_14","volume-title":"Tools and Algorithms for the Construction of Analysis of Systems","author":"A. Biere","year":"1999","unstructured":"Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic Model Checking without BDDs. In: Cleaveland, W.R. (ed.) TACAS 1999. LNCS, vol.\u00a01579, pp. 193\u2013207. Springer, Heidelberg (1999)"},{"doi-asserted-by":"crossref","unstructured":"Biere, A., Heljanko, K., Junttila, T.A., Latvala, T., Schuppan, V.: Linear encodings of bounded LTL model checking. Logical Methods in Comp. Sc.\u00a02(5) (2006)","key":"15_CR5","DOI":"10.2168\/LMCS-2(5:5)2006"},{"key":"15_CR6","first-page":"708","volume-title":"DSN","author":"H. Boudali","year":"2007","unstructured":"Boudali, H., Crouzen, P., Stoelinga, M.: Dynamic fault tree analysis using input\/output interactive Markov chains. In: DSN, pp. 708\u2013717. IEEE, Los Alamitos (2007)"},{"doi-asserted-by":"crossref","unstructured":"Bozzano, M., Cimatti, A., Nguyen, V.Y., Noll, T., Katoen, J.P., Roveri, M.: Codesign of Dependable Systems: A Component-Based Modeling Language. In: Proc. MEMOCODE 2009 (2009)","key":"15_CR7","DOI":"10.1109\/MEMCOD.2009.5185388"},{"issue":"1","key":"15_CR8","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s10009-006-0001-2","volume":"9","author":"M. Bozzano","year":"2007","unstructured":"Bozzano, M., Villafiorita, A.: The FSAP\/NuSMV-SA Safety Analysis Platform. International Journal on Software Tools for Technology Transfer\u00a09(1), 5\u201324 (2007)","journal-title":"International Journal on Software Tools for Technology Transfer"},{"issue":"3","key":"15_CR9","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1145\/136035.136043","volume":"24","author":"R. Bryant","year":"1992","unstructured":"Bryant, R.: Symbolic Boolean Manipulation with Ordered Binary Decision Diagrams. ACM Computing Surveys\u00a024(3), 293\u2013318 (1992)","journal-title":"ACM Computing Surveys"},{"key":"15_CR10","first-page":"69","volume-title":"Proc. FMCAD","author":"R. Cavada","year":"2007","unstructured":"Cavada, R., Cimatti, A., Franz\u00e9n, A., Kalyanasundaram, K., Roveri, M., Shyamasundar, R.K.: Computing Predicate Abstractions by Integrating BDDs and SMT Solvers. In: Proc. FMCAD, pp. 69\u201376. IEEE Computer Society, Los Alamitos (2007)"},{"key":"15_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1007\/978-3-540-73368-3_53","volume-title":"Computer Aided Verification","author":"A. Cimatti","year":"2007","unstructured":"Cimatti, A., Roveri, M., Schuppan, V., Tonetta, S.: Boolean abstraction for temporal logic satisfiability. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol.\u00a04590, pp. 532\u2013546. Springer, Heidelberg (2007)"},{"issue":"10","key":"15_CR12","doi-asserted-by":"publisher","first-page":"1737","DOI":"10.1109\/TCAD.2008.2003303","volume":"27","author":"A. Cimatti","year":"2008","unstructured":"Cimatti, A., Roveri, M., Tonetta, S.: Symbolic Compilation of PSL. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a027(10), 1737\u20131750 (2008)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"issue":"2","key":"15_CR13","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1145\/5397.5399","volume":"8","author":"E. Clarke","year":"1986","unstructured":"Clarke, E., Emerson, E., Sistla, A.: Automatic verification of finite-state concurrrent systems using temporal logic specifications. ACM Transactions on Programming Languages and Systems\u00a08(2), 244\u2013263 (1986)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"doi-asserted-by":"crossref","unstructured":"Clarke, E., Grumberg, O., Jha, S., Lua, Y., Veith, H.: Counterexample-guided abstraction refinement for symbolic model checking. JACM, 752\u2013794 (2003)","key":"15_CR14","DOI":"10.1145\/876638.876643"},{"key":"15_CR15","volume-title":"Model Checking","author":"E. Clarke","year":"2000","unstructured":"Clarke, E., Grumberg, O., Peled, D.: Model Checking. MIT Press, Cambridge (2000)"},{"issue":"3","key":"15_CR16","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1109\/24.159800","volume":"41","author":"J. Dugan","year":"1992","unstructured":"Dugan, J., Bavuso, S., Boyd, M.: Dynamic fault-tree models for fault-tolerant computer systems. IEEE Transactions on Reliability\u00a041(3), 363\u2013377 (1992)","journal-title":"IEEE Transactions on Reliability"},{"key":"15_CR17","first-page":"411","volume-title":"Proc. ICSE","author":"M. Dwyer","year":"1999","unstructured":"Dwyer, M., Avrunin, G., Corbett, J.: Patterns in property specifications for finite-state verification. In: Proc. ICSE, pp. 411\u2013420. IEEE, Los Alamitos (1999)"},{"doi-asserted-by":"crossref","unstructured":"E\u00e9n, N., S\u00f6rensson, N.: Temporal induction by incremental SAT solving. Electronic Notes in Theoretical Computer Science\u00a089(4) (2003)","key":"15_CR18","DOI":"10.1016\/S1571-0661(05)82542-3"},{"unstructured":"The FSAP\/NuSMV-SA platform, http:\/\/sra.itc.it\/tools\/FSAP","key":"15_CR19"},{"key":"15_CR20","first-page":"31","volume-title":"ICSE 2008: Proceedings of the 30th international conference on Software engineering","author":"L. Grunske","year":"2008","unstructured":"Grunske, L.: Specification patterns for probabilistic quality properties. In: ICSE 2008: Proceedings of the 30th international conference on Software engineering, pp. 31\u201340. ACM, New York (2008)"},{"issue":"5","key":"15_CR21","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1007\/BF01211866","volume":"6","author":"H. Hansson","year":"1994","unstructured":"Hansson, H., Jonsson, B.: A logic for reasoning about time and reliability. Formal Aspects of Computing\u00a06(5), 512\u2013535 (1994)","journal-title":"Formal Aspects of Computing"},{"key":"15_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1007\/11513988_10","volume-title":"Computer Aided Verification","author":"K. Heljanko","year":"2005","unstructured":"Heljanko, K., Junttila, T.A., Latvala, T.: Incremental and complete bounded model checking for full PLTL. In: Etessami, K., Rajamani, S.K. (eds.) CAV 2005. LNCS, vol.\u00a03576, pp. 98\u2013111. Springer, Heidelberg (2005)"},{"key":"15_CR23","first-page":"243","volume-title":"QEST","author":"J.-P. Katoen","year":"2005","unstructured":"Katoen, J.-P., Khattri, M., Zapreev, I.: A Markov reward model checker. In: QEST, pp. 243\u2013244. IEEE CS, Los Alamitos (2005)"},{"key":"15_CR24","first-page":"21","volume-title":"Proc. High-Assurance Systems Engineering Symposium (HASE 1998)","author":"R. Manian","year":"1998","unstructured":"Manian, R., Dugan, J., Coppit, D., Sullivan, K.: Combining Various Solution Techniques for Dynamic Fault Tree Analysis of Computer Systems. In: Proc. High-Assurance Systems Engineering Symposium (HASE 1998), pp. 21\u201328. IEEE Computer Society Press, Los Alamitos (1998)"},{"unstructured":"The MRMC model checker, http:\/\/wwwhome.cs.utwente.nl\/~zapreevis\/mrmc\/","key":"15_CR25"},{"unstructured":"The NuSMV model checker, http:\/\/nusmv.itc.it","key":"15_CR26"},{"key":"15_CR27","first-page":"821","volume-title":"Proc. DAC","author":"I. Pill","year":"2006","unstructured":"Pill, I., Semprini, S., Cavada, R., Roveri, M., Bloem, R., Cimatti, A.: Formal analysis of hardware requirements. In: Proc. DAC, pp. 821\u2013826. ACM, New York (2006)"},{"key":"15_CR28","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1016\/0304-3975(81)90110-9","volume":"13","author":"A. Pnueli","year":"1981","unstructured":"Pnueli, A.: A temporal logic of concurrent programs. Th. Comp. Sc.\u00a013, 45\u201360 (1981)","journal-title":"Th. Comp. Sc."},{"unstructured":"RAT: Requirements Analysis Tool, http:\/\/rat.itc.it","key":"15_CR29"},{"unstructured":"Architecture Analysis and Design Language (AADL) V2. SAE Draft Standard AS5506\u00a0V2, International Society of Automotive Engineers (March 2008)","key":"15_CR30"},{"unstructured":"Sigref \u2014 A Symbolic Bisimulation Tool, http:\/\/sigref.gforge.avacs.org\/","key":"15_CR31"}],"container-title":["Lecture Notes in Computer Science","Computer Safety, Reliability, and Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-04468-7_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T09:30:40Z","timestamp":1558517440000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-04468-7_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783642044670","9783642044687"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-04468-7_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}