{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:16:25Z","timestamp":1725524185798},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540937982"},{"type":"electronic","value":"9783540937999"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-93799-9_8","type":"book-chapter","created":{"date-parts":[[2009,1,19]],"date-time":"2009-01-19T11:42:40Z","timestamp":1232365360000},"page":"121-137","source":"Crossref","is-referenced-by-count":10,"title":["Generation, Validation and Analysis of SPEC CPU2006 Simulation Points Based on Branch, Memory and TLB Characteristics"],"prefix":"10.1007","author":[{"given":"Karthik","family":"Ganesan","sequence":"first","affiliation":[]},{"given":"Deepak","family":"Panwar","sequence":"additional","affiliation":[]},{"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","unstructured":"Sherwood, T., Calder, B.: Time varying behavior of programs. Technical Report UCSD-CS99-630, UC San Diego, (August 1999)"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS (October 2002)","DOI":"10.1145\/605397.605403"},{"key":"8_CR3","unstructured":"http:\/\/www.freewebs.com\/gkofwarf\/simpoints.htm"},{"key":"8_CR4","unstructured":"SPEC.\u00a0Standard performance\u00a0evaluation corporation, http:\/\/www.spec.org"},{"issue":"7","key":"8_CR5","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/2.869367","volume":"33","author":"J.L. Henning","year":"2000","unstructured":"Henning, J.L.: SPEC CPU 2000: Measuring cpu performance in the new millennium. IEEE Computer\u00a033(7), 28\u201335 (2000)","journal-title":"IEEE Computer"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Charney, M.J., Puzak, T.R.: Prefetching and memory system behavior of the SPEC95 benchmark suite. IBM Journal of Research and Development\u00a041(3) (May 1997)","DOI":"10.1147\/rd.413.0265"},{"key":"8_CR7","unstructured":"Haskins, J., Skadron, K.: Minimal subset evaluation: warmup for simulated hardware state. In: Proceedings of the 2001 International Conference on Computer Design (September 2000)"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Phansalkar, A., Joshi, A., John, L.K.: Analysis of redundancy and application balance in the SPEC CPU 2006 benchmark suite. In: The 34th International Symposium on Computer Architecture (ISCA) (June 2007)","DOI":"10.1145\/1250662.1250713"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Hamerly, G., Perelman, E., Lau, J., Calder, B.: Simpoint 3.0: Faster and more flexible program analysis. In: Workshop on Modeling, Benchmarking and Simulation (June 2005)","DOI":"10.1201\/9781420037425.ch7"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Hamerly, G., Perelman, E., Calder, B.: How to use simpoint to pick simulation points. ACM SIGMETRICS Performance Evaluation Review (March 2004)","DOI":"10.1145\/1054907.1054913"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Perelman, E., Hamerly, G., Calder, B.: Picking statistically valid and early simulation points. In: International Conference on Parallel Architectures and Compilation Techniques (September 2003)","DOI":"10.1109\/PACT.2003.1238020"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., Patt, Y.N.: Alternative implementations of two-level adaptive branch prediction. In: 19th Annual International Symposium on Computer Architecture (May 1992)","DOI":"10.1145\/139669.139709"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Lau, J., Sampson, J., Perelman, E., Hamerly, G., Calder, B.: The strong correlation between code signatures and performance. In: IEEE International Symposium on Performance Analysis of Systems and Software (March 2005)","DOI":"10.1109\/ISPASS.2005.1430578"},{"key":"8_CR14","unstructured":"Perelman, E., Sherwood, T., Calder, B.: Basic block distribution analysis to find periodic behavior and simulation points in applications. In: International Conference on Parallel Architectures and Compilation Techniques (September 2001)"},{"issue":"2","key":"8_CR15","first-page":"21","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-way multithreaded sparc processor. MICRO\u00a025(2), 21\u201329 (2005)","journal-title":"MICRO"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Korn, W., Chang, M.S.: SPEC CPU 2006 sensitivity to memory page sizes. ACM SIGARCH Computer Architecture News (March 2007)","DOI":"10.1145\/1241601.1241620"}],"container-title":["Lecture Notes in Computer Science","Computer Performance Evaluation and Benchmarking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-93799-9_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T06:45:51Z","timestamp":1558075551000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-93799-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540937982","9783540937999"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-93799-9_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}