{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:54:19Z","timestamp":1725501259564},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540777038"},{"type":"electronic","value":"9783540777045"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-77704-5_46","type":"book-chapter","created":{"date-parts":[[2008,1,19]],"date-time":"2008-01-19T01:28:36Z","timestamp":1200706116000},"page":"494-507","source":"Crossref","is-referenced-by-count":1,"title":["Program Phase Detection Based Dynamic Control Mechanisms for Pipeline Stage Unification Adoption"],"prefix":"10.1007","author":[{"given":"Jun","family":"Yao","sequence":"first","affiliation":[]},{"given":"Hajime","family":"Shimada","sequence":"additional","affiliation":[]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[]},{"given":"Shin-ichiro","family":"Mori","sequence":"additional","affiliation":[]},{"given":"Shinji","family":"Tomita","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"46_CR1","first-page":"326","volume-title":"Proceedings of the 2003 international symposium on Low power electronics and design","author":"H. Shimada","year":"2003","unstructured":"Shimada, H., Ando, H., Shimada, T.: Pipeline stage unification: a low-energy consumption technique for future mobile processors. In: Proceedings of the 2003 international symposium on Low power electronics and design, pp. 326\u2013329. ACM Press, New York (2003)"},{"key":"46_CR2","unstructured":"Shimada, H., Ando, H., Shimada, T.: Pipelinig with variable depth for low power consumption (in Japanese). In: IPSJ Technical Report, 2001-ARC-145, Information Processing Society of Japan, pp.57\u201362 (2001)"},{"key":"46_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/581630.581632","volume-title":"Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems","author":"J. Koppanalil","year":"2002","unstructured":"Koppanalil, J., Ramrakhyani, P., Desai, S., Vaidyanathan, A., Rotenberg, E.: A case for dynamic pipeline scaling. In: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, pp. 1\u20138. ACM Press, New York (2002)"},{"key":"46_CR4","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/ISCA.2002.1003558","volume-title":"Proceedings of the 29th annual international symposium on Computer architecture","author":"M.S. Hrishikesh","year":"2002","unstructured":"Hrishikesh, M.S., Burger, D., Jouppi, N.P., Keckler, S.W., Farkas, K.I., Shivakumar, P.: The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In: Proceedings of the 29th annual international symposium on Computer architecture, Washington, DC, USA, pp. 14\u201324. IEEE Computer Society Press, Los Alamitos (2002)"},{"key":"46_CR5","first-page":"333","volume-title":"Proceedings of the 35th annual ACM\/IEEE international symposium on Microarchitecture","author":"V. Srinivasan","year":"2002","unstructured":"Srinivasan, V., Brooks, D., Gschwind, M., Bose, P., Zyuban, V., Strenski, P.N., Emma, P.G.: Optimizing pipelines for power and performance. In: Proceedings of the 35th annual ACM\/IEEE international symposium on Microarchitecture, pp. 333\u2013344. IEEE Computer Society Press, Los Alamitos (2002)"},{"issue":"3","key":"46_CR6","first-page":"75","volume":"48","author":"H. Shimada","year":"2007","unstructured":"Shimada, H., Ando, H., Shimada, T.: Power consumption reduction through combining pipeline stage unification and DVS (in Japanese). IPSJ Transactions on Advanced Computing Systems\u00a048(3), 75\u201387 (2007)","journal-title":"IPSJ Transactions on Advanced Computing Systems"},{"key":"46_CR7","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1109\/ISCA.2002.1003581","volume-title":"Proceedings of the 29th annual international symposium on Computer architecture","author":"A.S. Dhodapkar","year":"2002","unstructured":"Dhodapkar, A.S., Smith, J.E.: Managing multi-configuration hardware via dynamic working set analysis. In: Proceedings of the 29th annual international symposium on Computer architecture, Washington, DC, USA, pp. 233\u2013244. IEEE Computer Society Press, Los Alamitos (2002)"},{"issue":"6","key":"46_CR8","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MM.2003.1261391","volume":"23","author":"T. Sherwood","year":"2003","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Sair, S., Calder, B.: Discovering and exploiting program phases. IEEE Micro\u00a023(6), 84\u201393 (2003)","journal-title":"IEEE Micro"},{"key":"46_CR9","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1145\/360128.360153","volume-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture","author":"R. Balasubramonian","year":"2000","unstructured":"Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., Dwarkadas, S.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture, pp. 245\u2013257. ACM Press, New York (2000)"},{"issue":"3","key":"46_CR10","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D. Burger","year":"1997","unstructured":"Burger, D., Austin, T.M.: The simplescalar tool set, version 2.0. SIGARCH Computer Architecture News\u00a025(3), 13\u201325 (1997)","journal-title":"SIGARCH Computer Architecture News"},{"issue":"9","key":"46_CR11","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"Gonzalez, R., Horowitz, M.: Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits\u00a031(9), 1277\u20131284 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"46_CR12","first-page":"726","volume-title":"Proceedings of the 35th annual conference on Design automation","author":"M.K. Gowan","year":"1998","unstructured":"Gowan, M.K., Biro, L.L., Jackson, D.B.: Power considerations in the design of the alpha 21264 microprocessor. In: Proceedings of the 35th annual conference on Design automation, pp. 726\u2013731. ACM Press, New York (1998)"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-77704-5_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:49:38Z","timestamp":1619520578000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-77704-5_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540777038","9783540777045"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-77704-5_46","relation":{},"subject":[]}}