{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:13:53Z","timestamp":1737436433019,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_21","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"209-219","source":"Crossref","is-referenced-by-count":1,"title":["Power Consumption and Performance Analysis of 3D NoCs"],"prefix":"10.1007","author":[{"given":"Akbar","family":"Sharifi","sequence":"first","affiliation":[]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","volume-title":"Network on Chip","author":"A. Jantsch","year":"2003","unstructured":"Jantsch, A., Tenhunen, H.: Network on Chip. Kluwer Academic Publishers, Dordrecht (2003)"},{"key":"21_CR2","unstructured":"Wiklund, D.: An On-Chip Network Architecture for Hard Real Time Systems. MSc thesis, Link\u00f6pings University (2003)"},{"key":"21_CR3","volume-title":"Interconnection Networks","author":"J. Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.M.: Interconnection Networks. Morgan Kaufman, San Francisco (2003)"},{"key":"21_CR4","unstructured":"Nielsen, K.H.: Evaluation of Real-time Performance Models in Wormhole-routed On-chip Networks. MSc thesis, Stockholm (2005)"},{"issue":"1","key":"21_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T. Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadevan, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys\u00a038(1), 1\u201351 (2006)","journal-title":"ACM Computing Surveys"},{"issue":"8","key":"21_CR6","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"P.P. Pande","year":"2005","unstructured":"Pande, P.P., Grecu, C., Jones, M., Ivanov, R., Saleh, R.: Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnection Architectures. IEEE Transactions on Computers\u00a054(8), 1025\u20131040 (2005)","journal-title":"IEEE Transactions on Computers"},{"key":"21_CR7","doi-asserted-by":"publisher","first-page":"833","DOI":"10.1016\/j.mejo.2005.03.006","volume":"36","author":"C. Grecu","year":"2005","unstructured":"Grecu, C., Pande, P.P., Ivanov, R., Saleh, R.: Timing Analysis of Network on Chip Architectures for MP-Soc Platforms. Microelectronics\u00a036, 833\u2013845 (2005)","journal-title":"Microelectronics"},{"key":"21_CR8","unstructured":"Xu, J., Wolf, W., Henkel, J., Chakradhar, S.: A Methodology for Design, Modeling, Analysis of Networks-on-Chip. In: ISCAS, pp. 1778\u20131781 (2005)"},{"key":"21_CR9","first-page":"38","volume":"38","author":"E. Bolotin","year":"2005","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodfdny, A.: Cost Considerations in Network on Chip. The VLSI journal\u00a038, 38\u201342 (2005)","journal-title":"The VLSI journal"},{"issue":"5","key":"21_CR10","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K. Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration. Proceedings of the IEEE\u00a089(5), 602\u2013633 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"21_CR11","unstructured":"Zhang, R., Roy, K., Koh, C.K., Janes, D.B.: Stochastic Wire-Length and Delay Distributions of 3-Dimensional Circuits. In: ICCAD, pp. 208\u2013213 (2000)"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Cong, J., Jagannathan, A., Ma, Y., Reinman, G., Wei, J., Zhang, Y.: An Automated Design Flow for 3D Microarchitecture Evaluation. In: ASPDAC, pp. 384\u2013389 (2006)","DOI":"10.1145\/1118299.1118395"},{"key":"21_CR13","doi-asserted-by":"crossref","unstructured":"Puttaswamy, K., Loh, G.H.: Implementing Caches in a 3-D technology for High Performance Processors. In: ICCD, pp. 525\u2013532 (2005)","DOI":"10.1109\/ICCD.2005.65"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Das, S., Chandrakasan, A., Reif, R.: Three Dimensional Integrated Circuits: Performance, Design, Methodology and CAD tools. In: ISVLSI, pp. 13\u201318 (2003)","DOI":"10.1109\/ISVLSI.2003.1183348"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Souri, S.J., Banerjee, K., Mehrotra, A., Saraswat, K.C.: Multiple Si Layer ICs: Motivation, Performance Analysis and Design Implications. In: DAC, pp. 213\u2013220 (2000)","DOI":"10.1145\/337292.337394"},{"key":"21_CR16","unstructured":"Zhang, R., Roy, K., Koh, C.K., Janes, D.B.: Power Trends and Performance Characterization of 3-Dimensional Integration for Future Technology Generation. In: ISQED, pp. 217\u2013222 (2001)"},{"key":"21_CR17","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/1148015.1148016","volume":"2","author":"Y. Xie","year":"2006","unstructured":"Xie, Y., Loh, G.H., Black, B., Bernstein, K.: Design Space Exploration for 3D Architectures. ACM Journal on Emerging Technologies in Computing Systems\u00a02, 65\u2013103 (2006)","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"21_CR18","doi-asserted-by":"crossref","unstructured":"Li, F., Nicopoulis, C., Richardson, T., Xie, Y., Krishnan, V., Kandemir, M.: Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. In: ISCA, pp. 130\u2013141 (2006)","DOI":"10.1145\/1150019.1136497"},{"key":"21_CR19","unstructured":"Wang, H.S., Zhu, X., Peh, L.S., Malik, S.: Orion: A Power-Performance Simulator for Interconnection Networks. In: MICRO, pp. 294\u2013305 (2002)"},{"key":"21_CR20","unstructured":"Wang, H.: A Detailed Architectural Level Power Model for Router Buffers, Crossbars and Arbiters. Technical Report, Princeton University (2003)"},{"key":"21_CR21","doi-asserted-by":"crossref","unstructured":"Chen, X., Peh, L.S.: Leakage Power Modeling and Optimization in Interconnection Networks. In: ISLPED, pp. 90\u201395 (2003)","DOI":"10.1145\/871506.871531"},{"key":"21_CR22","unstructured":"Shang, L.: PoPNet Simulator (2007), http:\/\/www.ee.princeton.edu\/~lshang\/popnet.html"},{"key":"21_CR23","doi-asserted-by":"crossref","unstructured":"Kreutz, M., Marcon, C., Carro, L., Calazans, N., Susin, A.A.: Energy and Latency Evaluation of NOC Topologies. In: ISCAS, pp. 5866\u20135869 (2005)","DOI":"10.1109\/ISCAS.2005.1465973"},{"key":"21_CR24","doi-asserted-by":"crossref","unstructured":"Wolkotte, P.T., Smit, G.J.M., Kavaldjiev, N., Becker, J.E.: Energy Model of Networks-on-Chip and a Bus. In: SoC, pp. 82\u201385 (2005)","DOI":"10.1109\/ISSOC.2005.1595650"},{"key":"21_CR25","doi-asserted-by":"crossref","unstructured":"Banerjee, N., Vellanki, P., Chatha, K.S.: A Power and Performance Model for Network-on-Chip Architectures. In: DATE, pp. 1250\u20131255 (2004)","DOI":"10.1109\/DATE.2004.1269067"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:36:21Z","timestamp":1737380181000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}