{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:42Z","timestamp":1725566622464},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_61","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"593-602","source":"Crossref","is-referenced-by-count":0,"title":["The Effect of Data-Reuse Transformations on Multimedia Applications for Different Processing Platforms"],"prefix":"10.1007","author":[{"given":"N.","family":"Vassiliadis","sequence":"first","affiliation":[]},{"given":"A.","family":"Chormoviti","sequence":"additional","affiliation":[]},{"given":"N.","family":"Kavvadias","sequence":"additional","affiliation":[]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"61_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2849-1","volume-title":"Custom Memory Management Methodology","author":"F. Catthoor","year":"1998","unstructured":"Catthoor, F., Wuytack, S., et al.: Custom Memory Management Methodology. Kluwer Academic Publishers, Boston (1998)"},{"key":"61_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low Power Digital CMOS Design","author":"A. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A., Brodersen, R.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Boston (1995)"},{"issue":"4","key":"61_CR3","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/92.736124","volume":"6","author":"S. Wuytack","year":"1998","unstructured":"Wuytack, S., Diguet, J.-P., Catthoor, F., De Man, H.: Formalized Methodology for Data Reuse Exploration for Low-Power Hierarchical Mappings. Special issue of IEEE Transactions on VLSI Systems on low power electronics and Design\u00a06(4), 529\u2013537 (1998)","journal-title":"Special issue of IEEE Transactions on VLSI Systems on low power electronics and Design"},{"key":"61_CR4","unstructured":"Kougia, S., Chatzigeorgiou, A., Zervas, N., Nikolaidis, S.: Analytical Exploration of Power Efficient Data-reuse Transformations on Multimedia Applications. In: International Conference on Acoustics, Speech and Signal Processing, Utah (May 2001)"},{"issue":"2","key":"61_CR5","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/54.844333","volume":"17","author":"M.F. Jacome","year":"2000","unstructured":"Jacome, M.F., de Veciana, G.: Design Challenges for New Application-Specific Processors. IEEE Design and Test of Computers\u00a017(2), 40\u201350 (2000)","journal-title":"IEEE Design and Test of Computers"},{"key":"61_CR6","doi-asserted-by":"crossref","unstructured":"Jain, M., Balakrishnan, M., Kumar, A.: ASIP Design Methodologies: Survey and Issues. In: Proceedings of 14th International Conference on VLSI Design, January 2001, pp. 76\u201381 (2001)","DOI":"10.1109\/ICVD.2001.902643"},{"key":"61_CR7","unstructured":"International Organization of Standardization, Working Group on Coding of Moving Pictures and Audio, MPEG-4 Video Verification Model Version 18.0, Pisa (January 2001)"},{"key":"61_CR8","volume-title":"Image and Video Compression Standards: Algorithms and Architectures","author":"V. Bhaskaran","year":"1999","unstructured":"Bhaskaran, V., Konstantinides, K.: Image and Video Compression Standards: Algorithms and Architectures, 2nd edn. Kluwer Academic Publishers, Boston (1999)","edition":"2"},{"key":"61_CR9","volume-title":"Computer Architecture: A quantitative approach","author":"J. Hennessy","year":"1991","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture: A quantitative approach. Morgan Kaufmann, San Francisco (1991)"},{"key":"61_CR10","unstructured":"GNU Website, \n \n http:\/\/www.gnu.org"},{"key":"61_CR11","doi-asserted-by":"crossref","unstructured":"Huang, I.-J., Despain, A.: Synthesis of application specific instruction sets. IEEE Trans. on CAD, 663\u2013675 (1995)","DOI":"10.1109\/43.387728"},{"key":"61_CR12","unstructured":"ARM Ltd. ARM9 Datasheet (2003)"},{"key":"61_CR13","unstructured":"Dolphin Website, \n \n http:\/\/www.dolphin.fr\/flip\/ragtime"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_61.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:55:05Z","timestamp":1620014105000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_61"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_61","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}