{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:56:21Z","timestamp":1725566181408},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229247"},{"type":"electronic","value":"9783540278665"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_71","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T16:20:42Z","timestamp":1284654042000},"page":"541-550","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Improving Data Cache Performance via Address Correlation: An Upper Bound Study"],"prefix":"10.1007","author":[{"given":"Peng-fei","family":"Chuang","sequence":"first","affiliation":[]},{"given":"Resit","family":"Sendag","sequence":"additional","affiliation":[]},{"given":"David J.","family":"Lilja","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"71_CR1","doi-asserted-by":"crossref","unstructured":"Sendag, R., Chuang, P., Lilja, D.J.: Address Correlation: Exceeding the Limits of Locality. IEEE Computer Architecture Letters 2 (May 2003)","DOI":"10.1109\/L-CA.2003.3"},{"key":"71_CR2","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Wilkerson, C.B., Shen, J.P.: Value Locality and Load Value Prediction. In: Proceedings of the second international conference on architectural support for programming languages and operating systems, pp. 138\u2013147 (1996)","DOI":"10.1145\/237090.237173"},{"key":"71_CR3","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Lipasti, M.H.: On the Value Locality of Store Instructions. In: Proceedings of the 27th International Symposium on Computer Architecture (2000)","DOI":"10.1145\/339647.339678"},{"key":"71_CR4","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Yang, J., Gupta, R.: Frequent value locality and value-centric data cache design. In: ACM 9th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA, November 2000, pp. 150\u2013159 (2000)","DOI":"10.1145\/356989.357003"},{"key":"71_CR5","unstructured":"Burger, D.C., Austin, T.M., Bennett, S.: Evaluating future Microprocessors: The SimpleScalar Tool Set. Technical Report CS-TR-96-1308, University of Wisconsin-Madison (July 1996)"},{"key":"71_CR6","doi-asserted-by":"crossref","unstructured":"KleinOsowski, A.J., Lilja, D.J.: MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters 1 (May 2002)","DOI":"10.1109\/L-CA.2002.8"},{"key":"71_CR7","unstructured":"Yang, J., Gupta, R.: Energy Efficient Frequent Value Data Cache Design. In: ACM\/IEEE 35th International Symposium on Microarchitecture (November 2002)"},{"key":"71_CR8","doi-asserted-by":"crossref","unstructured":"Yang, J., Gupta, R.: Frequent Value Locality and its Applications. Special Issue on Memory Systems, ACM Transactions on Embedded Computing Systems (2002)","DOI":"10.1145\/581888.581894"},{"key":"71_CR9","doi-asserted-by":"crossref","unstructured":"Yang, J., Zhang, Y., Gupta, R.: Frequent Value Compression in Data Caches. In: ACM\/IEEE 33rd International Symposium on Microarchitecture, December 2000, pp. 258\u2013265 (2000)","DOI":"10.1145\/360128.360154"},{"key":"71_CR10","unstructured":"Bell, G.B., Lepak, K.M., Lipasti, M.H.: Characterization of Silent Stores. In: Proceedings of the International Conference on Parallel Architectuers and Compilation Techniques (2000)"},{"key":"71_CR11","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Bell, G.B., Lipasti, M.H.: Silent Stores and Store Value Locality. IEEE Transactions on Computers 50(11) (November 2001)","DOI":"10.1109\/12.966493"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_71","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,19]],"date-time":"2020-04-19T20:09:09Z","timestamp":1587326949000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_71"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_71","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}