乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T12:09:46Z","timestamp":1725970186167},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_19","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T07:32:50Z","timestamp":1520407970000},"page":"255-268","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Evaluating Auto-adaptation Methods for Fine-Grained Adaptable Processors"],"prefix":"10.1007","author":[{"given":"Joost","family":"Hoozemans","sequence":"first","affiliation":[]},{"given":"Jeroen","family":"van Straten","sequence":"additional","affiliation":[]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Khubaib, Suleman, M.A., Hashemi, M., Wilkerson, C., Patt, Y.N.: MorphCore: an energy-efficient microarchitecture for high performance ILP and high throughput TLP. In: 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 305\u2013316, December 2012","key":"19_CR1","DOI":"10.1109\/MICRO.2012.36"},{"doi-asserted-by":"crossref","unstructured":"Brown, J.A., Porter, L., Tullsen, D.M.: Fast thread migration via cache working set prediction. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA), pp. 193\u2013204. IEEE (2011)","key":"19_CR2","DOI":"10.1109\/HPCA.2011.5749728"},{"doi-asserted-by":"crossref","unstructured":"Rangan, K.K., Wei, G.-Y., Brooks, D.: Thread motion: fine-grained power management for multi-core systems. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ser. ISCA 2009, pp. 302\u2013313. ACM, New York (2009). http:\/\/doi.acm.org\/10.1145\/1555754.1555793","key":"19_CR3","DOI":"10.1145\/1555754.1555793"},{"doi-asserted-by":"crossref","unstructured":"Rodrigues, M., Roma, N., Tom\u00e1s, P.: Fast and scalable thread migration for multi-core architectures. In: 2015 IEEE 13th International Conference on Embedded and Ubiquitous Computing, pp. 9\u201316, October 2015","key":"19_CR4","DOI":"10.1109\/EUC.2015.36"},{"key":"19_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1007\/978-3-319-54999-6_14","volume-title":"Architecture of Computing Systems - ARCS 2017","author":"A Brandon","year":"2017","unstructured":"Brandon, A., Hoozemans, J., van Straten, J., Wong, S.: Exploring ILP and TLP on a polymorphic VLIW processor. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 177\u2013189. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-54999-6_14"},{"doi-asserted-by":"crossref","unstructured":"Wong, S., van As, T., Brown, G.: $$\\rho $$ \u03c1 -VEX: a reconfigurable and extensible softcore VLIW processor. In: International Conference on Field-Programmable Technology (ICFPT), December 2008","key":"19_CR6","DOI":"10.1109\/FPT.2008.4762420"},{"doi-asserted-by":"crossref","unstructured":"Brandon, A., Wong, S.: Support for dynamic issue width in VLIW processors using generic binaries. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 827\u2013832, March 2013","key":"19_CR7","DOI":"10.7873\/DATE.2013.175"},{"issue":"2","key":"19_CR8","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/MM.2014.12","volume":"34","author":"L Codrescu","year":"2014","unstructured":"Codrescu, L., Anderson, W., Venkumanhanti, S., Zeng, M., Plondke, E., Koob, C., Ingle, A., Tabony, C., Maule, R.: Hexagon DSP: an architecture optimized for mobile multimedia and communications. IEEE Micro 34(2), 34\u201343 (2014)","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proceedings of the 3rd Conference on Computing Frontiers, ser. CF 2006, pp. 29\u201340. ACM, New York (2006)","key":"19_CR9","DOI":"10.1145\/1128022.1128029"},{"doi-asserted-by":"crossref","unstructured":"Guo, Q., Sartor, A., Brandon, A., Beck, A.C., Zhou, X., Wong, S.: Run-time phase prediction for a reconfigurable VLIW processor. In: 2016 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1634\u20131639. IEEE (2016)","key":"19_CR10","DOI":"10.3850\/9783981537079_0644"},{"doi-asserted-by":"crossref","unstructured":"Hoogerbrugge, J.: Dynamic branch prediction for a VLIW processor. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, (PACT), pp. 207\u2013214. IEEE (2000)","key":"19_CR11","DOI":"10.1109\/PACT.2000.888345"},{"doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: a free, commercially representative embedded benchmark suite. In: 2001 IEEE International Workshop on Workload Characterization: WWC-4, pp. 3\u201314. IEEE (2001)","key":"19_CR12","DOI":"10.1109\/WWC.2001.990739"},{"doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W., Moore, C.R.: Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In: Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 422\u2013433. IEEE (2003)","key":"19_CR13","DOI":"10.1145\/859618.859667"},{"doi-asserted-by":"crossref","unstructured":"Ipek, E., Kirman, M., Kirman, N., Martinez, J.F.: Core fusion: accommodating software diversity in chip multiprocessors. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, ser. ISCA 2007, pp. 186\u2013197. ACM, New York (2007). http:\/\/doi.acm.org\/10.1145\/1250662.1250686","key":"19_CR14","DOI":"10.1145\/1250662.1250686"},{"issue":"1","key":"19_CR15","doi-asserted-by":"crossref","first-page":"5:1","DOI":"10.1145\/2390191.2390196","volume":"18","author":"R Rodrigues","year":"2013","unstructured":"Rodrigues, R., Annamalai, A., Koren, I., Kundu, S.: Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing. ACM Trans. Des. Autom. Electron. Syst. 18(1), 5:1\u20135:23 (2013). http:\/\/doi.acm.org\/10.1145\/2390191.2390196","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"doi-asserted-by":"crossref","unstructured":"Duesterwald, E., Cascaval, C., Dwarkadas, S.: Characterizing and predicting program behavior and its variability. In: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, PACT 2003, pp. 220\u2013231, September 2003","key":"19_CR16","DOI":"10.1109\/PACT.2003.1238018"},{"doi-asserted-by":"crossref","unstructured":"Chi, E., Salem, A.M., Bahar, R.I., Weiss, R.: Combining software and hardware monitoring for improved power and performance tuning. In: Proceedings of the Seventh Workshop on Interaction Between Compilers and Computer Architectures: INTERACT-7, pp. 57\u201364. IEEE (2003)","key":"19_CR17","DOI":"10.1109\/INTERA.2003.1192356"},{"doi-asserted-by":"crossref","unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture: MICRO-36, pp. 81\u201392. IEEE (2003)","key":"19_CR18","DOI":"10.1109\/MICRO.2003.1253185"},{"unstructured":"Greenhalgh, P.: big.LITTLE processing with ARM cortex-A15 & Cortex-A7. ARM White Paper, pp. 1\u20138 (2011)","key":"19_CR19"},{"doi-asserted-by":"crossref","unstructured":"Van Craeynest, K., Jaleel, A., Eeckhout, L., Narvaez, P., Emer, J.: Scheduling heterogeneous multi-cores through performance impact estimation (PIE). In: Proceedings of the 39th Annual International Symposium on Computer Architecture, ser. ISCA 2012, pp. 213\u2013224. IEEE Computer Society, Washington, DC (2012). http:\/\/dl.acm.org\/citation.cfm?id=2337159.2337184","key":"19_CR20","DOI":"10.1109\/ISCA.2012.6237019"},{"doi-asserted-by":"crossref","unstructured":"Otero, A., Morales-Cas, A., Portilla, J., de la Torre, E., Riesgo, T.: A modular peripheral to support self-reconfiguration in SoCs. In: 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, pp. 88\u201395 (2010)","key":"19_CR21","DOI":"10.1109\/DSD.2010.100"},{"doi-asserted-by":"crossref","unstructured":"Aldham, M., Anderson, J., Brown, S., Canis, A.: Low-cost hardware profiling of run-time and energy in FPGA embedded processors. In: ASAP 2011\u201322nd IEEE International Conference on Application-specific Systems, Architectures and Processors, pp. 61\u201368, September 2011","key":"19_CR22","DOI":"10.1109\/ASAP.2011.6043237"},{"doi-asserted-by":"crossref","unstructured":"Sherwood, T., Sair, S., Calder, B.: Phase tracking and prediction. In: ACM SIGARCH Computer Architecture News, vol. 31, no. 2, pp. 336\u2013349. ACM (2003)","key":"19_CR23","DOI":"10.1145\/871656.859657"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,29]],"date-time":"2020-10-29T01:55:14Z","timestamp":1603936514000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}