{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T18:19:46Z","timestamp":1725905986426},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319642024"},{"type":"electronic","value":"9783319642031"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-64203-1_20","type":"book-chapter","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T15:03:35Z","timestamp":1501513415000},"page":"273-286","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Support for Scratchpad Memory Transactions on GPU Architectures"],"prefix":"10.1007","author":[{"given":"Alejandro","family":"Villegas","sequence":"first","affiliation":[]},{"given":"Rafael","family":"Asenjo","sequence":"additional","affiliation":[]},{"given":"Angeles","family":"Navarro","sequence":"additional","affiliation":[]},{"given":"Oscar","family":"Plata","sequence":"additional","affiliation":[]},{"given":"Rafael","family":"Ubal","sequence":"additional","affiliation":[]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,8,1]]},"reference":[{"key":"20_CR1","unstructured":"AMD: Southern Islands series instruction set architecture (2012)"},{"key":"20_CR2","unstructured":"Cederman, D., Tsigas, P., Chaudhry, M.T.: Towards a software transactional memory for graphics processors. In: 10th Eurographics Conference on Parallel Graphics and Visualization (EG PGV 2010), pp. 121\u2013129 (2010)"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Chen, S., Peng, L.: Efficient GPU hardware transactional memory through early conflict resolution. In: 22nd International Symposium on High Performance Computer Architecture (HPCA 2016) (2016)","DOI":"10.1109\/HPCA.2016.7446071"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Fung, W.W.L., Aamodt, T.M.: Energy efficient GPU transactional memory via space-time optimizations. In: 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2013), pp. 408\u2013420 (2013)","DOI":"10.1145\/2540708.2540743"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Fung, W.W.L., Singh, I., Brownsword, A., Aamodt, T.M.: Hardware transactional memory for GPU architectures. In: 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2011), pp. 296\u2013307 (2011)","DOI":"10.1145\/2155620.2155655"},{"key":"20_CR6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"T Harris","year":"2010","unstructured":"Harris, T., Larus, J., Rajwar, R.: Transactional Memory, 2nd edn. Morgan & Claypool Publishers, San Rafael (2010)","edition":"2"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: 20th Annual International Symposium on Computer Architecture (ISCA 1993), pp. 289\u2013300 (1993)","DOI":"10.1145\/173682.165164"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Holey, A., Zhai, A.: Lightweight software transactions on GPUs. In: 43rd International Conference on Parallel Processing (ICPP 2014), pp. 461\u2013470 (2014)","DOI":"10.1109\/ICPP.2014.55"},{"key":"20_CR9","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IEEE International Symposium on Workload Characterization (IISWC 2008), pp. 35\u201346 (Sept 2008)"},{"key":"20_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1007\/978-3-662-48096-0_28","volume-title":"Euro-Par 2015: Parallel Processing","author":"Q Shen","year":"2015","unstructured":"Shen, Q., Sharp, C., Blewitt, W., Ushaw, G., Morgan, G.: PR-STM: priority rule based software transactions for the GPU. In: Tr\u00e4ff, J.L., Hunold, S., Versaci, F. (eds.) Euro-Par 2015. LNCS, vol. 9233, pp. 361\u2013372. Springer, Heidelberg (2015). doi:10.1007\/978-3-662-48096-0_28"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Ubal, R., Jang, B., Mistry, P., Schaa, D., Kaeli, D.: Multi2Sim: a simulation framework for CPU-GPU computing. In: 21st International Conference on Parallel Architectures and Compilation Techniques (PACT 2012) (2012)","DOI":"10.1145\/2370816.2370865"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Xu, Y., Wang, R., Goswami, N., Li, T., Gao, L., Qian, D.: Software transactional memory for GPU architectures. In: Annual IEEE\/ACM International Symposium on Code Generation and Optimization (CGO 2014), pp. 1:1\u20131:10 (2014)","DOI":"10.1145\/2544137.2544139"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2017: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-64203-1_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,31]],"date-time":"2022-07-31T17:03:38Z","timestamp":1659287018000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-64203-1_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319642024","9783319642031"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-64203-1_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"1 August 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santiago de Compostela","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 August 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 September 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/europar2017.usc.es","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}