{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T05:35:13Z","timestamp":1743140113598,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319265544"},{"type":"electronic","value":"9783319265551"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-26555-1_63","type":"book-chapter","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T21:07:09Z","timestamp":1449608829000},"page":"559-566","source":"Crossref","is-referenced-by-count":6,"title":["CuPAN \u2013 High Throughput On-chip Interconnection for Neural Networks"],"prefix":"10.1007","author":[{"given":"Ali","family":"Yasoubi","sequence":"first","affiliation":[]},{"given":"Reza","family":"Hojabr","sequence":"additional","affiliation":[]},{"given":"Hengameh","family":"Takshi","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Modarressi","sequence":"additional","affiliation":[]},{"given":"Masoud","family":"Daneshtalab","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,12,9]]},"reference":[{"issue":"8","key":"63_CR1","doi-asserted-by":"publisher","first-page":"1943","DOI":"10.1109\/JSSC.2013.2259038","volume":"48","author":"E Painkras","year":"2013","unstructured":"Painkras, E., Plana, L.A., Garside, J., et al.: SpiNNaker: a 1-W 18-core system-on-chip for massively-parallel neural network simulation. IEEE J. Solid State Circuits 48(8), 1943\u20131953 (2013)","journal-title":"IEEE J. Solid State Circuits"},{"key":"63_CR2","doi-asserted-by":"publisher","first-page":"2451","DOI":"10.1109\/TPDS.2012.289","volume":"24","author":"S Carrillo","year":"2013","unstructured":"Carrillo, S., Harkin, J., McDaid, L.J., et al.: Scalable hierarchical network-on-chiparchitecture for spiking neural network hardware implementations. IEEE Trans. Parallel Distrib. Syst. 24, 2451\u20132461 (2013)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"63_CR3","doi-asserted-by":"crossref","unstructured":"Zhang, Q., Wang, T., Tian, Y., et al.: ApproxANN: an approximate computing framework for artificial neural network. In: Design Automation and Test in Europe Conference Exhibition (DATE), pp. 701\u2013706 (2015)","DOI":"10.7873\/DATE.2015.0618"},{"key":"63_CR4","doi-asserted-by":"crossref","unstructured":"Venkataramani, S., Ranjan, A., Roy, K., Raghunathan, A.: AxNN. In: Proceedings of the International Symposium on Low power Electronics and Design-ISLPED 2014, pp. 27\u201332 (2014)","DOI":"10.1145\/2627369.2627613"},{"key":"63_CR5","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2013.28","volume":"33","author":"H Esmaeilzadeh","year":"2012","unstructured":"Esmaeilzadeh, H., Sampson, A., Ceze, L., Burger, D.: Neural acceleration for general-purpose approximate programs. IEEE Micro 33, 16\u201327 (2012)","journal-title":"IEEE Micro"},{"key":"63_CR6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6311-2","volume-title":"VLSI \u2014 Compatible Implementations for Artificial Neural Networks","author":"SM Fakhraie","year":"1997","unstructured":"Fakhraie, S.M., Smith, K.C.: VLSI \u2014 Compatible Implementations for Artificial Neural Networks. Springer, Heidelberg (1997)"},{"key":"63_CR7","doi-asserted-by":"crossref","unstructured":"Vainbrand, D., Ginosar, R.: Network-on-chip architectures for neural networks. In: 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip, pp. 135\u2013144. IEEE (2010)","DOI":"10.1109\/NOCS.2010.23"},{"key":"63_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.5573\/JSTS.2010.10.1.028","volume":"10","author":"Y Dong","year":"2010","unstructured":"Dong, Y., Li, C., Lin, Z., Watanabe, T.: Multiple network-on-chip model for high performance neural network. J. Semicond. Technol. Sci. 10, 1 (2010)","journal-title":"J. Semicond. Technol. Sci."},{"key":"63_CR9","volume-title":"Principles and Practices of Interconnection Networks","author":"WJ Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks, 1st edn. Morgan-Kaufmann Publishers, San Francisco (2004)","edition":"1"},{"key":"63_CR10","unstructured":"Legacy Myrinet-2000. \n https:\/\/www.myricom.com\/hardware\/myrinet-2000-switches.html\n \n . Accessed July 2015"},{"key":"63_CR11","doi-asserted-by":"crossref","unstructured":"Kao, Y.-H., Alfaraj, N., Yang, M., Chao, H.J.: Design of high-radix clos network-on-chip. In: Fourth ACM\/IEEE International Symposium on Networks-on-Chip, pp. 181\u2013188. IEEE (2010)","DOI":"10.1109\/NOCS.2010.27"},{"key":"63_CR12","doi-asserted-by":"crossref","unstructured":"Kim, J., Dally, W.J., Towles, B., Gupta, A.K.: Microarchitecture of a high-radix router. In: 32nd International Symposium on Computer Architecture, pp. 420\u2013431. IEEE (2005)","DOI":"10.1145\/1080695.1070005"},{"key":"63_CR13","doi-asserted-by":"publisher","first-page":"1897","DOI":"10.1109\/TCAD.2011.2164538","volume":"30","author":"Y-H Kao","year":"2011","unstructured":"Kao, Y.-H., Yang, M., Artan, N.S., Chao, H.J.: CNoC: high-radix clos network-on-chip. IEEE Trans. Comput. Des. Integr. Circuits Syst. 30, 1897\u20131910 (2011)","journal-title":". IEEE Trans. Comput. Des. Integr. Circuits Syst."},{"key":"63_CR14","doi-asserted-by":"crossref","unstructured":"Chen, L., Zhao, L., Wang, R., Pinkston, T.M.: MP3: minimizing performance penalty for power-gating of clos network-on-chip. In: 2014 IEEE 20th International Symposium on High Performance Computer Architecture, pp. 296\u2013307. IEEE (2014)","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"63_CR15","doi-asserted-by":"crossref","unstructured":"Kamali, M., Petre, L., Sere, K., Daneshtalab, M.: Formal modeling of multicast communication in 3D NoCs. In: 2011 14th Euromicro Conference on Digital System Design, pp. 634\u2013642. IEEE (2011)","DOI":"10.1109\/DSD.2011.86"},{"key":"63_CR16","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TC.2012.255","volume":"63","author":"M Ebrahimi","year":"2014","unstructured":"Ebrahimi, M., Daneshtalab, M., Liljeberg, P., Plosila, J., Flich, J., et al.: Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing. IEEE Trans. Comput. 63, 718\u2013733 (2014)","journal-title":"IEEE Trans. Comput."},{"key":"63_CR17","unstructured":"Esmaeilzadeh, H., Saeedi, P., Araabi, B.N., et al.: Neural network stream processing core (NnSP) for embedded systems. In: IEEE International Symposium Circuits System (2006)"},{"key":"63_CR18","unstructured":"Krizhevsky, A.: Learning multiple layers of features from tiny images. M.S. thesis, University of Toronto (2009)"},{"key":"63_CR19","unstructured":"Lichman, M.: UCI machine learning repository. In: University of California; Irvine; School of Information and Computer Science (2013). \n http:\/\/archive.ics.uci.edu\/ml"},{"key":"63_CR20","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y Lecun","year":"1998","unstructured":"Lecun, Y., Bottou, L., Bengio, Y., Haffner, P.: Gradient-based learning applied to document recognition. Proc. IEEE 86, 2278\u20132324 (1998)","journal-title":"Proc. IEEE"}],"container-title":["Lecture Notes in Computer Science","Neural Information Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-26555-1_63","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T16:55:08Z","timestamp":1559321708000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-26555-1_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319265544","9783319265551"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-26555-1_63","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}