乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T06:04:01Z","timestamp":1743141841738,"version":"3.40.3"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319111964"},{"type":"electronic","value":"9783319111971"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-11197-1_38","type":"book-chapter","created":{"date-parts":[[2014,8,13]],"date-time":"2014-08-13T14:54:29Z","timestamp":1407941669000},"page":"497-510","source":"Crossref","is-referenced-by-count":4,"title":["Reducing the Interconnection Length for 3D Fault-Tolerant Processor Arrays"],"prefix":"10.1007","author":[{"given":"Guiyuan","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Jigang","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jizhou","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Longting","family":"Zhu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"9","key":"38_CR1","doi-asserted-by":"publisher","first-page":"1819","DOI":"10.1109\/5.705525","volume":"86","author":"I. Koren","year":"1998","unstructured":"Koren, I., Koren, Z.: Defect tolerance in VLSI circuits: Techniques and yield analysis. Proceedings of the IEEE\u00a086(9), 1819\u20131838 (1998)","journal-title":"Proceedings of the IEEE"},{"key":"38_CR2","unstructured":"Koren, I.: On the design and analysis of fault tolerant NoC architecture using spare routers. In: Proc. IEEE Int. Symp. on Quality Electronic Design, pp. 115\u2013120 (2000)"},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Tan, P.J., Le, T., Mantri, P., Westfall, J.: Testing of UltraSPARC T1 Microprocessor and its Challenges n. In: Proc. IEEE Int. Test Conf, pp. 1\u201310 (2006)","DOI":"10.1109\/TEST.2006.297637"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Makar, S., Altinis, T., Patkar, N., Wu, J.: Testing of Vega2, a chip multi-processor with spare processors. In: Proc. IEEE Int. Test Conf, pp. 1\u201310 (2007)","DOI":"10.1109\/TEST.2007.4437584"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Schuchman, E., Vijaykumar, T.: Rescue: A microarchitecture for testability and defect tolerance. In: Proc. Int. Symp. on Computer Architecture, pp. 160\u2013171 (2005)","DOI":"10.1145\/1080695.1069984"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Ajwani, D., Ali, S., Morrison, J.: Graph Partitioning for Reconfigurable Topology. In: IEEE Int. Parallel & Distributed Processing Symp., Shanghai, China, pp. 836\u2013847 (2012)","DOI":"10.1109\/IPDPS.2012.80"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Modarressi, M., Sarbazi-Azad, H., Tavakkol, A.: An efficient dynamically reconfigurable on-chip network architecture. In: Proc. Design Automation Conference, pp. 310\u2013313 (2010)","DOI":"10.1145\/1837274.1837316"},{"issue":"11","key":"38_CR8","doi-asserted-by":"publisher","first-page":"2010","DOI":"10.1109\/TVLSI.2010.2066586","volume":"19","author":"M. Modarressi","year":"2011","unstructured":"Modarressi, M., Tavakkol, A., Sarbazi-Azad, H.: Application-Aware Topology Reconfiguration for On-Chip Networks. IEEE Trans. on VLSI Systems\u00a019(11), 2010\u20132022 (2011)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Modarressi, M., Sarbazi-Azad, H.: Power-aware mapping for reconfigurable NoC architectures. In: Proc. of the 25th International Conference on Computer Design, pp. 417\u2013422 (2007)","DOI":"10.1109\/ICCD.2007.4601933"},{"key":"38_CR10","doi-asserted-by":"crossref","unstructured":"Takanami, I., Horita, T.: A Built-in Circuit for Self-Repairing Mesh-Connected Processor Arrays by Direct Spare Replacement. In: IEEE Pacific Rim Int. Symp. on Dependable Computing (PRDC), Niigata, pp. 96\u2013104 (2012)","DOI":"10.1109\/PRDC.2012.11"},{"issue":"3","key":"38_CR11","first-page":"213","volume":"16","author":"S.Y. Lin","year":"2009","unstructured":"Lin, S.Y., Shen, W.C., Hsu, C.C., Fault-tolerant, A.Y.W.: Router with built-in self-test\/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems. Jour. of Electrical Engineering\u00a016(3), 213\u2013222 (2009)","journal-title":"Jour. of Electrical Engineering"},{"issue":"6","key":"38_CR12","doi-asserted-by":"publisher","first-page":"553","DOI":"10.1109\/12.862215","volume":"49","author":"C.P. Low","year":"2000","unstructured":"Low, C.P.: An efficient reconfiguration algorithm for degradable VLSI\/WSI arrays. IEEE Transactions on Computers\u00a049(6), 553\u2013559 (2000)","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"38_CR13","doi-asserted-by":"publisher","first-page":"929","DOI":"10.1109\/TPDS.2013.114","volume":"25","author":"J. Wu","year":"2014","unstructured":"Wu, J., Thambipillai, S., Jiang, G., Wang, K.: Constructing Sub-Arrays with Short Interconnects from Degradable VLSI Arrays. IEEE Transactions on parallel and Distributed System\u00a025(4), 929\u2013938 (2014)","journal-title":"IEEE Transactions on parallel and Distributed System"},{"issue":"2","key":"38_CR14","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1109\/TVLSI.2008.2009057","volume":"18","author":"T. Wu Jigang","year":"2010","unstructured":"Wu Jigang, T., Srikanthan, X., Han, X.: Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems\u00a018(2), 315\u2013319 (2010)","journal-title":"IEEE Transactions on Very Large Scale Intergration (VLSI) Systems"},{"key":"38_CR15","unstructured":"Fukushi, M., Fukushima, Y., Horiguchi, S.: A genetic approach for the reconfiguration of degradable processor arrays. In: Proc. of 20th IEEE International Symposium on Defect Fault Tolerance VLSI System, pp. 63\u201371 (2005)"},{"key":"38_CR16","unstructured":"Takanami, I., Horita, T.: A Built-in Self-Reconfigurable Scheme for 3D Mesh Arrays. In: International Symposium on Parallel Architectures, Algorithms, and Networks (I-SPAN 1997), pp. 458\u2013464 (1997)"},{"key":"38_CR17","unstructured":"Horiguchi, S., Numata, I.: Self-Reconfiguration Scheme of 3D-Mesh Arrays. In: Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 276\u2013281 (1998)"},{"issue":"9","key":"38_CR18","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1016\/j.parco.2013.04.005","volume":"39","author":"G. Jiang","year":"2013","unstructured":"Jiang, G., Wu, J., Sun, J.: Efficient Reconfiguration Algorithms for Communication-Aware Three-dimensional Processor Arrays. Parallel Computing\u00a039(9), 490\u2013504 (2013)","journal-title":"Parallel Computing"},{"issue":"2","key":"38_CR19","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1109\/TIM.2003.822717","volume":"53","author":"M. Fukushi","year":"2004","unstructured":"Fukushi, M., Horiguchi, S.: A Self-reconfigurable Hardware Architecture for Mesh Arrays Using Single\/double Vertical Track Switches. IEEE Trans. on Instrumentation and Measurement\u00a053(2), 357\u2013367 (2004)","journal-title":"IEEE Trans. on Instrumentation and Measurement"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-11197-1_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,20]],"date-time":"2023-02-20T09:59:23Z","timestamp":1676887163000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-11197-1_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319111964","9783319111971"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-11197-1_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}