乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,13]],"date-time":"2024-09-13T03:56:05Z","timestamp":1726199765277},"publisher-location":"Cham","reference-count":20,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031342134"},{"type":"electronic","value":"9783031342141"}],"license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023]]},"DOI":"10.1007\/978-3-031-34214-1_6","type":"book-chapter","created":{"date-parts":[[2023,6,10]],"date-time":"2023-06-10T08:03:39Z","timestamp":1686384219000},"page":"65-77","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Demonstrating Scalability of\u00a0the\u00a0Checkerboard GPC with\u00a0SystemC TLM-2.0"],"prefix":"10.1007","author":[{"given":"Yutong","family":"Wang","sequence":"first","affiliation":[]},{"given":"Arya","family":"Daroui","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"D\u00f6mer","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,6,11]]},"reference":[{"key":"6_CR1","doi-asserted-by":"publisher","unstructured":"The Tile Processor\u2122 architecture: Embedded multicore for networking and digital multimedia. In: 2007 IEEE Hot Chips 19 Symposium (HCS), pp. 1\u201312 (2007). https:\/\/doi.org\/10.1109\/HOTCHIPS.2007.7482495","DOI":"10.1109\/HOTCHIPS.2007.7482495"},{"key":"6_CR2","doi-asserted-by":"publisher","unstructured":"IEEE Standard for Standard SystemC Language Reference Manual. IEEE Std 1666\u20132011 (Revision of IEEE Std 1666\u20132005), pp. 1\u2013638 (2012). https:\/\/doi.org\/10.1109\/IEEESTD.2012.6134619","DOI":"10.1109\/IEEESTD.2012.6134619"},{"issue":"4","key":"6_CR3","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/JSSC.2016.2638459","volume":"52","author":"B Bohnenstiehl","year":"2017","unstructured":"Bohnenstiehl, B., et al.: Kilocore: A 32-nm 1000-processor computational array. IEEE J. Solid-State Circ. 52(4), 891\u2013902 (2017). https:\/\/doi.org\/10.1109\/JSSC.2016.2638459","journal-title":"IEEE J. Solid-State Circ."},{"key":"6_CR4","unstructured":"Demerjian, C.: A look at the 100-core Tilera Gx. https:\/\/www.semiaccurate.com\/2009\/10\/29\/look-100-core-tilera-gx\/ (10 2009), [Accessed 30-May-2022]"},{"key":"6_CR5","unstructured":"Daroui, A.: A loosely timed TLM 2.0 Model of a JEPG encoder on a Checkerboard GPC. Tech. Rep. CECS TR 22\u201304, University of California, Irvine (October 2022)"},{"key":"6_CR6","unstructured":"D\u00f6mer, R.: A Grid of Processing Cells (GPC) with Local Memories. Tech. Rep. Technical Report 22\u201301, UCI, Center for Embedded and Cyber-Physical Systems (April 2022)"},{"key":"6_CR7","unstructured":"Govindasamy, V.B.: A tlm 2.0 model of a png encoder on a checkerboard gpc. Tech. Rep. CECS TR 22\u201302, University of California, Irvine (September 2022)"},{"key":"6_CR8","unstructured":"Held, J.: \u201csingle-chip cloud computer\u201d, an ia tera-scale research processor. In: Guarracino, M.R., Vivien, F., Tr\u00e4ff, J.L., Cannatoro, M., Danelutto, M., Hast, A., Perla, F., Kn\u00fcpfer, A., Di\u00a0Martino, B., Alexander, M. (eds.) Euro-Par 2010 Parallel Processing Workshops. pp. 85\u201385. Springer Berlin Heidelberg, Berlin, Heidelberg (2011)"},{"key":"6_CR9","volume-title":"Computer Architecture: A Quantitative Approach","author":"JL Hennessy","year":"2012","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 5th edn. Morgan Kaufmann, Amsterdam (2012)","edition":"5"},{"key":"6_CR10","unstructured":"Intel Labs: Introducing the Single-chip Cloud Computer. https:\/\/simplecore.intel.com\/newsroom-en-eu\/wp-content\/uploads\/sites\/13\/2010\/05\/Intel_SCC_whitepaper_4302010.pdf, [Accessed 30-May-2022]"},{"key":"6_CR11","doi-asserted-by":"publisher","DOI":"10.5479\/sil.538961.39088011475779","volume-title":"First draft of a report on the EDVAC","author":"J von Neumann","year":"1945","unstructured":"von Neumann, J.: First draft of a report on the EDVAC. University of Pennsylvania (June, Tech. rep. (1945)"},{"key":"6_CR12","volume-title":"Computer Organization and Design, Revised Fourth Edition, Fourth Edition: The Hardware\/Software Interface","author":"DA Patterson","year":"2011","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization and Design, Revised Fourth Edition, Fourth Edition: The Hardware\/Software Interface, 4th edn. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2011)","edition":"4"},{"key":"6_CR13","doi-asserted-by":"publisher","unstructured":"Peh, L.S., Keckler, S.W., Vangal, S.: On-Chip Networks for Multicore Systems, pp. 35\u201371. Springer, US, Boston, MA (2009). https:\/\/doi.org\/10.1007\/978-1-4419-0263-4_2","DOI":"10.1007\/978-1-4419-0263-4_2"},{"key":"6_CR14","unstructured":"Robert Brooks and Peter Matelski: The dynamics of 2-generator subgroups of psl(2, c). Irwin Kra (ed.) (1978)"},{"key":"6_CR15","unstructured":"Taylor, M.B., et al.: The raw processor: A composeable 32-bit fabric for embedded and general purpose computing (2001)"},{"key":"6_CR16","unstructured":"Tilera: Manycore without Boundaries: TILE64 Processor. http:\/\/www.tilera.com\/products\/processors\/TILE64, [Accessed 30-May-2022]"},{"key":"6_CR17","unstructured":"Tilera: Manycore without Boundaries: TILEPro64 Processor. http:\/\/www.tilera.com\/products\/processors\/TILEPRO64, [Accessed 30-May-2022]"},{"key":"6_CR18","doi-asserted-by":"publisher","unstructured":"Vangal, S., et al.: An 80-tile 1.28tflops network-on-chip in 65nm cmos. In: 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 98\u2013589 (2007). https:\/\/doi.org\/10.1109\/ISSCC.2007.373606","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"6_CR19","unstructured":"Wang, Y.: A Scalable SystemC Model of a Checkerboard Grid of Processing Cells. Tech. Rep. CECS TR 22\u201303, University of California, Irvine (October 2022)"},{"issue":"5","key":"6_CR20","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., et al.: On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15\u201331 (2007). https:\/\/doi.org\/10.1109\/MM.2007.4378780","journal-title":"IEEE Micro"}],"container-title":["IFIP Advances in Information and Communication Technology","Designing Modern Embedded Systems: Software, Hardware, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-34214-1_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,10]],"date-time":"2023-06-10T08:05:33Z","timestamp":1686384333000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-34214-1_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"ISBN":["9783031342134","9783031342141"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-34214-1_6","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2023]]},"assertion":[{"value":"11 June 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IESS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Embedded Systems Symposium","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Lippstadt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 November 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 November 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iess2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iess.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"13","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"10","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"77% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}