{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T16:31:20Z","timestamp":1743006680449,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030445331"},{"type":"electronic","value":"9783030445348"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-44534-8_4","type":"book-chapter","created":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T06:03:05Z","timestamp":1585116185000},"page":"45-60","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Automated Toolchain for Enhanced Productivity in Reconfigurable Multi-accelerator Systems"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6484-9199","authenticated-orcid":false,"given":"Alberto","family":"Ortiz","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4984-9219","authenticated-orcid":false,"given":"Rafael","family":"Zamacola","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6326-743X","authenticated-orcid":false,"given":"Alfonso","family":"Rodr\u00edguez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4995-7009","authenticated-orcid":false,"given":"Andr\u00e9s","family":"Otero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5697-0573","authenticated-orcid":false,"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,3,25]]},"reference":[{"key":"4_CR1","unstructured":"Partial Reconfiguration User Guide. Technical report UG909, Xilinx, April 2018"},{"key":"4_CR2","unstructured":"Intel Stratix 10 Hard Processor System Technical Reference Manual. Technical report s105$$\\_$$v4, Intel, May 2019"},{"key":"4_CR3","unstructured":"Intel\u00ae FPGA SDK for OpenCL\u2122 Pro Edition. Technical report, Version 19.3, Intel, September 2019"},{"key":"4_CR4","unstructured":"SDAccel Environment User Guide. Technical report UG1023, Xilinx, January 2019"},{"key":"4_CR5","unstructured":"Versal: The First Adaptive Compute Acceleration Platform (ACAP). Technical report, Xilinx, September 2019"},{"key":"4_CR6","unstructured":"Zynq UltraScale+ Device Technical Reference Manual. Technical report UG1085, Xilinx, Rev. 1.9, January 2019"},{"issue":"1","key":"4_CR7","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2013.110","volume":"34","author":"A Agne","year":"2014","unstructured":"Agne, A., et al.: ReconOS: an operating system approach for reconfigurable computing. IEEE Micro 34(1), 60\u201371 (2014). \nhttps:\/\/doi.org\/10.1109\/MM.2013.110","journal-title":"IEEE Micro"},{"issue":"3","key":"4_CR8","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/2678373.2665678","volume":"42","author":"A Putnam","year":"2014","unstructured":"Putnam, A., et al.: A reconfigurable fabric for accelerating large-scale datacenter services. SIGARCH Comput. Archit. News 42(3), 13\u201324 (2014). \nhttps:\/\/doi.org\/10.1145\/2678373.2665678\n\n. \nhttp:\/\/doi.acm.org\/10.1145\/2678373.2665678","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"2","key":"4_CR9","doi-asserted-by":"publisher","first-page":"24:1","DOI":"10.1145\/2514740","volume":"13","author":"A Canis","year":"2013","unstructured":"Canis, A., et al.: LegUp: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems. ACM Trans. Embed. Comput. Syst. 13(2), 24:1\u201324:27 (2013). \nhttps:\/\/doi.org\/10.1145\/2514740\n\n. \nhttp:\/\/doi.acm.org\/10.1145\/2514740","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"4_CR10","unstructured":"Kintali, K., Gu, Y.: Model-based design with Simulink, HDL coder, and Xilinx system generator for DSP (2012). Mathworks white paper"},{"key":"4_CR11","unstructured":"Koch, D., et al.: Partial reconfiguration on FPGAs in practice - tools and applications. In: ARCS 2012, pp. 1\u201312 (2012)"},{"key":"4_CR12","series-title":"Lecture Notes in Electrical Engineering","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1225-0","volume-title":"Partial Reconfiguration on FPGAs: Architectures, Tools and Applications","author":"D Koch","year":"2012","unstructured":"Koch, D.: Partial Reconfiguration on FPGAs: Architectures, Tools and Applications. LNEE, vol. 153. Springer, New York (2012). \nhttps:\/\/doi.org\/10.1007\/978-1-4614-1225-0"},{"issue":"10","key":"4_CR13","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","volume":"35","author":"R Nane","year":"2016","unstructured":"Nane, R., et al.: A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(10), 1591\u20131604 (2016). \nhttps:\/\/doi.org\/10.1109\/TCAD.2015.2513673","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"4_CR14","doi-asserted-by":"publisher","unstructured":"Rodr\u00edguez, A., Valverde, J., Portilla, J., Otero, A., Riesgo, T., De la Torre, E.: FPGA-based high-performance embedded systems for adaptive edge computing in cyber-physical systems: the ARTICo3 framework. Sensors 18(6) (2018). \nhttps:\/\/doi.org\/10.3390\/s18061877\n\n. \nhttp:\/\/www.mdpi.com\/1424-8220\/18\/6\/1877","DOI":"10.3390\/s18061877"},{"key":"4_CR15","unstructured":"Sundararajan, P.: High performance computing using FPGAs. Technical report, Xilinx, September 2010"},{"issue":"3","key":"4_CR16","doi-asserted-by":"publisher","first-page":"332","DOI":"10.1109\/JPROC.2014.2386883","volume":"103","author":"R Tessier","year":"2015","unstructured":"Tessier, R., Pocek, K., DeHon, A.: Reconfigurable computing architectures. Proc. IEEE 103(3), 332\u2013354 (2015). \nhttps:\/\/doi.org\/10.1109\/JPROC.2014.2386883","journal-title":"Proc. IEEE"},{"issue":"2","key":"4_CR17","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MSSC.2018.2822862","volume":"10","author":"SMS Trimberger","year":"2018","unstructured":"Trimberger, S.M.S.: Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology: this paper reflects on how Moore\u2019s law has driven the design of FPGAs through three epochs: the age of invention, the age of expansion, and the age of accumulation. IEEE Solid-State Circuits Mag. 10(2), 16\u201329 (2018). \nhttps:\/\/doi.org\/10.1109\/MSSC.2018.2822862","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"7589","key":"4_CR18","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1038\/530144a","volume":"530","author":"MM Waldrop","year":"2016","unstructured":"Waldrop, M.M.: The chips are down for Moore\u2019s law. Nat. News 530(7589), 144 (2016)","journal-title":"Nat. News"},{"issue":"2","key":"4_CR19","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MCSE.2017.31","volume":"19","author":"RS Williams","year":"2017","unstructured":"Williams, R.S.: What\u2019s next? [The end of Moore\u2019s law]. Comput. Sci. Eng. 19(2), 7\u201313 (2017). \nhttps:\/\/doi.org\/10.1109\/MCSE.2017.31","journal-title":"Comput. Sci. Eng."},{"key":"4_CR20","doi-asserted-by":"publisher","unstructured":"Zamacola, R., Mart\u00ednez, A.G., Mora, J., Otero, A., de La Torre, E.: IMPRESS: automated tool for the implementation of highly flexible partial reconfigurable systems with Xilinx Vivado. In: 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20138, December 2018. \nhttps:\/\/doi.org\/10.1109\/RECONFIG.2018.8641703","DOI":"10.1109\/RECONFIG.2018.8641703"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-44534-8_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T16:07:32Z","timestamp":1596038852000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-44534-8_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030445331","9783030445348"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-44534-8_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"25 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Toledo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcoresearch.com\/arc2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11 poster presentations","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}