{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T05:37:20Z","timestamp":1726033040912},"publisher-location":"Cham","reference-count":45,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030234249"},{"type":"electronic","value":"9783030234256"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-23425-6_4","type":"book-chapter","created":{"date-parts":[[2019,6,25]],"date-time":"2019-06-25T14:05:11Z","timestamp":1561471511000},"page":"53-78","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Building High-Performance, Easy-to-Use Polymorphic Parallel Memories with HLS"],"prefix":"10.1007","author":[{"given":"L.","family":"Stornaiuolo","sequence":"first","affiliation":[]},{"given":"M.","family":"Rabozzi","sequence":"additional","affiliation":[]},{"given":"M. D.","family":"Santambrogio","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"C. B.","family":"Ciobanu","sequence":"additional","affiliation":[]},{"given":"G.","family":"Stramondo","sequence":"additional","affiliation":[]},{"given":"A. L.","family":"Varbanescu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"4_CR1","unstructured":"White Paper: Vivado Design Suite: \u201cVivado Design Suite\u201d (2012). https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp416-Vivado-Design-Suite.pdf"},{"issue":"3","key":"4_CR2","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1049\/ip-cdt:20010514","volume":"148","author":"M Weinhardt","year":"2001","unstructured":"Weinhardt, M., Luk, W.: Memory access optimisation for reconfigurable systems. IEE Proc. Comput. Digit. Tech. 148(3), 105\u2013112 (2001)","journal-title":"IEE Proc. Comput. Digit. Tech."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Ciobanu, C.B., Stramondo, G., de Laat, C., Varbanescu, A.L.: MAX-PolyMem: high-bandwidth polymorphic parallel memories for DFEs. In: IEEE IPDPSW - RAW 2018, pp. 107\u2013114, May 2018","DOI":"10.1109\/IPDPSW.2018.00025"},{"key":"4_CR4","unstructured":"Ciobanu, C.: Customizable register files for multidimensional SIMD architectures. Ph.D. thesis, TU Delft, The Netherlands (2013)"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Ciobanu, C., Kuzmanov, G.K., Gaydadjiev, G.N.: Scalability study of polymorphic register files. In: Proceedings of DSD, pp. 803\u2013808 (2012)","DOI":"10.1109\/ReCoSoC.2012.6322873"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Ciobanu, C.B., et al.: EXTRA: an open platform for reconfigurable architectures. In: SAMOS XVIII, pp. 220\u2013229 (2018)","DOI":"10.1145\/3229631.3236092"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Stornaiuolo, L., et al.: HLS support for polymorphic parallel memories. In: 2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 143\u2013148. IEEE (2018)","DOI":"10.1109\/VLSI-SoC.2018.8644899"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Gou, C., Kuzmanov, G., Gaydadjiev, G.N.: SAMS multi-layout memory: providing multiple views of data to boost SIMD performance. In: ICS, pp. 179\u2013188. ACM (2010)","DOI":"10.1145\/1810085.1810111"},{"issue":"1","key":"4_CR9","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/71.80188","volume":"2","author":"DT Harper","year":"1991","unstructured":"Harper, D.T.: Block, multistride vector, and FFT accesses in parallel memory systems. IEEE Trans. Parallel Distrib. Syst. 2(1), 43\u201351 (1991)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"4_CR10","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1109\/TMM.2005.864345","volume":"8","author":"G Kuzmanov","year":"2006","unstructured":"Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: Multimedia rectangularly addressable memory. IEEE Trans. Multimedia 8, 315\u2013322 (2006)","journal-title":"IEEE Trans. Multimedia"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Wang, Y., Li, P., Zhang, P., Zhang, C., Cong, J.: Memory partitioning for multidimensional arrays in high-level synthesis. In: DAC, p. 12. ACM (2013)","DOI":"10.1145\/2463209.2488748"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Yin, S., Xie, Z., Meng, C., Liu, L., Wei, S.: Multibank memory optimization for parallel data access in multiple data arrays. In: Proceedings of ICCAD, pp. 1\u20138. IEEE (2016)","DOI":"10.1145\/2966986.2967056"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"auf der Heide, F.M., Scheideler, C., Stemann, V.: Exploiting storage redundancy to speed up randomized shared memory simulations. Theor. Comput. Sci. 162(2), 245\u2013281 (1996)","DOI":"10.1016\/0304-3975(96)00032-1"},{"key":"4_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1007\/978-3-030-10549-5_38","volume-title":"Euro-Par 2018: Parallel Processing Workshops","author":"G Stramondo","year":"2019","unstructured":"Stramondo, G., Ciobanu, C.B., Varbanescu, A.L., de Laat, C.: Towards application-centric parallel memories. In: Mencagli, G., et al. (eds.) Euro-Par 2018. LNCS, vol. 11339, pp. 481\u2013493. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-10549-5_38"},{"key":"4_CR15","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1016\/j.jag.2011.12.014","volume":"21","author":"JJ Arsanjani","year":"2013","unstructured":"Arsanjani, J.J., Helbich, M., Kainz, W., Boloorani, A.D.: Integration of logistic regression, Markov chain and cellular automata models to simulate urban expansion. Int. J. Appl. Earth Obs. Geoinformation 21, 265\u2013275 (2013)","journal-title":"Int. J. Appl. Earth Obs. Geoinformation"},{"key":"4_CR16","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1111\/j.2517-6161.1993.tb01466.x","volume":"55","author":"AF Smith","year":"1993","unstructured":"Smith, A.F., Roberts, G.O.: Bayesian computation via the Gibbs sampler and related Markov chain Monte Carlo methods. J. R. Stat. Society. Ser. B (Methodol.) 55, 3\u201323 (1993)","journal-title":"J. R. Stat. Society. Ser. B (Methodol.)"},{"key":"4_CR17","doi-asserted-by":"publisher","DOI":"10.1201\/b14835","volume-title":"Markov Chain Monte Carlo in Practice","author":"WR Gilks","year":"1995","unstructured":"Gilks, W.R., Richardson, S., Spiegelhalter, D.: Markov Chain Monte Carlo in Practice. CRC Press, Boca Raton (1995)"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Kamvar, S.D., Haveliwala, T.H., Manning, C.D., Golub, G.H.: Extrapolation methods for accelerating PageRank computations. In: Proceedings of the 12th International Conference on World Wide Web, pp. 261\u2013270. ACM (2003)","DOI":"10.1145\/775152.775190"},{"issue":"12","key":"4_CR19","doi-asserted-by":"publisher","first-page":"1566","DOI":"10.1109\/T-C.1971.223171","volume":"C\u201320","author":"P Budnik","year":"1971","unstructured":"Budnik, P., Kuck, D.: The organization and use of parallel memories. IEEE Trans. Comput. C\u201320(12), 1566\u20131569 (1971)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"4_CR20","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TC.1978.1675045","volume":"C\u201327","author":"DC Van Voorhis","year":"1978","unstructured":"Van Voorhis, D.C., Morrin, T.: Memory systems for image processing. IEEE Trans. Comput. C\u201327(2), 113\u2013125 (1978)","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"4_CR21","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1002\/scj.4690220703","volume":"22","author":"T Kumagai","year":"1991","unstructured":"Kumagai, T., Sugai, N., Takakuwa, M.: Access methods of a two-dimensional access memory by two-dimensional inverse omega network. Syst. Comput. Jpn. 22(7), 22\u201331 (1991)","journal-title":"Syst. Comput. Jpn."},{"issue":"4","key":"4_CR22","doi-asserted-by":"publisher","first-page":"439","DOI":"10.1109\/TC.2004.1268401","volume":"53","author":"JW Park","year":"2004","unstructured":"Park, J.W.: Multiaccess memory system for attached SIMD computer. IEEE Trans. Comput. 53(4), 439\u2013452 (2004)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"4_CR23","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1109\/TC.1982.1676020","volume":"31","author":"DH Lawrie","year":"1982","unstructured":"Lawrie, D.H., Vora, C.R.: The prime memory system for array access. IEEE Trans. Comput. 31(5), 435\u2013442 (1982)","journal-title":"IEEE Trans. Comput."},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Liu, C., Yan, X., Qin, X.: An optimized linear skewing interleave scheme for on-chip multi-access memory systems. In: Proceedings of the 17th ACM Great Lakes Symposium on VLSI, GLSVLSI 2007, pp. 8\u201313 (2007)","DOI":"10.1145\/1228784.1228793"},{"issue":"12","key":"4_CR25","doi-asserted-by":"publisher","first-page":"1644","DOI":"10.1631\/jzus.A0820052","volume":"9","author":"Jian-ying Peng","year":"2008","unstructured":"Peng, J.y., Yan, X.l., Li, D.x., Chen, L.z.: A parallel memory architecture for video coding. J. Zhejiang Univ. Sci. A 9, 1644\u20131655 (2008). https:\/\/doi.org\/10.1631\/jzus.A0820052","journal-title":"Journal of Zhejiang University-SCIENCE A"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Yang, H.J., Fleming, K., Winterstein, F., Chen, A.I., Adler, M., Emer, J.: Automatic construction of program-optimized FPGA memory networks. In: FPGA 2017, pp. 125\u2013134 (2017)","DOI":"10.1145\/3020078.3021748"},{"key":"4_CR27","doi-asserted-by":"crossref","unstructured":"Putnam, A., et al.: Performance and power of cache-based reconfigurable computing. In: ISCA 2009, pp. 395\u2013405 (2009)","DOI":"10.1145\/1555815.1555804"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"Adler, M., Fleming, K.E., Parashar, A., Pellauer, M., Emer, J.: Leap scratchpads: automatic memory and cache management for reconfigurable logic. In: FPGA 2011, pp. 25\u201328 (2011)","DOI":"10.1145\/1950413.1950421"},{"key":"4_CR29","doi-asserted-by":"crossref","unstructured":"Chung, E.S., Hoe, J.C., Mai, K.: CoRAM: an in-fabric memory architecture for FPGA-based computing. In: FPGA 2011, pp. 97\u2013106 (2011)","DOI":"10.1145\/1950413.1950435"},{"key":"4_CR30","unstructured":"Yiannacouras, P., Rose, J.: A parameterized automatic cache generator for FPGAs. In: FPT 2003 (2003)"},{"key":"4_CR31","doi-asserted-by":"crossref","unstructured":"Gil, A.S., Benitez, J.B., Calvino, M.H., Gomez, E.H.: Reconfigurable cache implemented on an FPGA. In: ReConFig 2010 (2010)","DOI":"10.1109\/ReConFig.2010.26"},{"key":"4_CR32","doi-asserted-by":"crossref","unstructured":"Mirian, V., Chow, P.: FCache: a system for cache coherent processing on FPGAs. In: FPGA 2012, pp. 233\u2013236 (2012)","DOI":"10.1145\/2145694.2145733"},{"issue":"4","key":"4_CR33","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for FPGAs: from prototyping to deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 473\u2013491 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"4_CR34","doi-asserted-by":"crossref","unstructured":"Wang, Y., Li, P., Cong, J.: Theory and algorithm for generalized memory partitioning in high-level synthesis. In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-programmable Gate Arrays, FPGA 2014, pp. 199\u2013208. ACM, New York (2014)","DOI":"10.1145\/2554688.2554780"},{"key":"4_CR35","doi-asserted-by":"crossref","unstructured":"Putnam, A.R., Bennett, D., Dellinger, E., Mason, J., Sundararajan, P.: CHiMPS: a high-level compilation flow for hybrid CPU-FPGA architectures. In: FPGA 2008, p. 261 (2008)","DOI":"10.1109\/FPL.2008.4629927"},{"key":"4_CR36","unstructured":"Nalabalapu, P., Sass, R.: Bandwidth management with a reconfigurable data cache. In: IPDPS 2005. IEEE (2005)"},{"issue":"5","key":"4_CR37","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1109\/TC.1982.1676014","volume":"C\u201331","author":"D Kuck","year":"1982","unstructured":"Kuck, D., Stokes, R.: The Burroughs scientific processor (BSP). IEEE Trans. Comput. C\u201331(5), 363\u2013376 (1982)","journal-title":"IEEE Trans. Comput."},{"key":"4_CR38","unstructured":"Panda, D., Hwang, K.: Reconfigurable vector register windows for fast matrix computation on the orthogonal multiprocessor. In: Proceedings of ASAP, pp. 202\u2013213, May\u2013July 1990"},{"key":"4_CR39","doi-asserted-by":"crossref","unstructured":"Corbal, J., Espasa, R., Valero, M.: MOM: a matrix SIMD instruction set architecture for multimedia applications. In: Proceedings of the SC 1999 Conference, pp. 1\u201312 (1999)","DOI":"10.1145\/331532.331547"},{"key":"4_CR40","doi-asserted-by":"crossref","unstructured":"Park, J., Park, S.B., Balfour, J.D., Black-Schaffer, D., Kozyrakis, C., Dally, W.J.: Register pointer architecture for efficient embedded processors. In: Proceedings of DATE, pp. 600\u2013605 (2007)","DOI":"10.1109\/DATE.2007.364659"},{"issue":"5","key":"4_CR41","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2010.79","volume":"30","author":"A Ramirez","year":"2010","unstructured":"Ramirez, A., et al.: The SARC architecture. IEEE Micro 30(5), 16\u201329 (2010)","journal-title":"IEEE Micro"},{"key":"4_CR42","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/978-3-642-19137-4_2","volume-title":"Architecture of Computing Systems - ARCS 2011","author":"C\u0103t\u0103lin B. Ciobanu","year":"2011","unstructured":"Ciobanu, C., Martorell, X., Kuzmanov, G.K., Ramirez, A., Gaydadjiev, G.N.: Scalability evaluation of a polymorphic register file: a CG case study. In: Proceedings of ARCS, pp. 13\u201325 (2011)"},{"key":"4_CR43","doi-asserted-by":"publisher","first-page":"1185","DOI":"10.1007\/s10766-017-0494-1","volume":"46","author":"C Ciobanu","year":"2018","unstructured":"Ciobanu, C., Gaydadjiev, G., Pilato, C., Sciuto, D.: The case for polymorphic registers in dataflow computing. Int. J. Parallel Program. 46, 1185\u20131219 (2018)","journal-title":"Int. J. Parallel Program."},{"issue":"4","key":"4_CR44","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1007\/s002240000098","volume":"31","author":"A Avior","year":"1998","unstructured":"Avior, A., Calamoneri, T., Even, S., Litman, A., Rosenberg, A.L.: A tight layout of the butterfly network. Theory Comput. Syst. 31(4), 475\u2013488 (1998)","journal-title":"Theory Comput. Syst."},{"key":"4_CR45","unstructured":"https:\/\/github.com\/storna\/hls_polymem"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-23425-6_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,20]],"date-time":"2024-07-20T05:55:38Z","timestamp":1721454938000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-23425-6_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030234249","9783030234256"],"references-count":45,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-23425-6_4","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"26 June 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Verona","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vlsi-soc.di.univr.it\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}