{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:02:49Z","timestamp":1725570169999},"publisher-location":"New York, NY","reference-count":29,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781441964595"},{"type":"electronic","value":"9781441964601"}],"license":[{"start":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T00:00:00Z","timestamp":1289260800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T00:00:00Z","timestamp":1289260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6460-1_6","type":"book-chapter","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T17:06:01Z","timestamp":1290531961000},"page":"127-151","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive Multiprocessor System-on-Chip Architecture: New Degrees of Freedom in System Design and Runtime Support"],"prefix":"10.1007","author":[{"given":"Diana","family":"G\u00f6hringer","sequence":"first","affiliation":[]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,11,9]]},"reference":[{"key":"6_CR1_6","doi-asserted-by":"crossref","unstructured":"J. Becker, R. Hartenstein, Configware and Morphware going Mainstream; Elsevier Journal of Systems Architecture JSA (Special Issue on Reconfigurable Systems), October 2003","DOI":"10.1016\/S1383-7621(03)00073-0"},{"key":"6_CR2_6","unstructured":"M. Berekovic, A. Kanstein, B. Mei, Mapping MPEG Video Decoders on the ADRES Reconfigurable Array Processor for Next Generation Multi-Mode Mobile Terminals; In Proc. of Global Signal Processing Conferences & Expos for the Industry: TV to Mobile (GSPX 2006), Amsterdam, Netherlands, March 29\u201330, 2006"},{"key":"6_CR3_6","unstructured":"P. Bertin, D. Roncin, J. Vuillemin, Introduction to Programmable Active Memories; Systolic Array Processor, Prentice Hall, pp. 300\u2013309, 1989"},{"key":"6_CR4_6","doi-asserted-by":"crossref","unstructured":"C. Bobda, T. Haller, F. M\u00fchlbauer, D. Rech, S. Jung, Design of Adaptive Multiprocessor on Chip Systems; In Proc. of the 20th Annual Conference on Integrated Circuits and Systems Design (SBCCI 2007), Copacabana, Rio de Janeiro, pp. 177\u2013183, Sept. 3\u20136, 2007","DOI":"10.1145\/1284480.1284531"},{"issue":"2","key":"6_CR5_6","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1007\/s11554-008-0095-8","volume":"4","author":"L. Braun","year":"2009","unstructured":"L. Braun, D. G\u00f6hringer, T. Perschke, V. Schatz, M. H\u00fcbner, J. Becker, Adaptive real time image processing exploiting two dimensional reconfigurable architecture; Journal of Real-Time Image Processing, Springer, vol. 4, no. 2, pp.109\u2013125, 2009","journal-title":"Journal of Real-Time Image Processing, Springer"},{"key":"6_CR6_6","unstructured":"D. Burke, J. Wawrzynek, K. Asanovic, A. Krasnov, A. Schultz, G. Gibeling, P.-Y. Droz, RAMP Blue: Implementation of a Manycore 1008 Processor System; In Proc of RSSI 2008, July 2008"},{"key":"6_CR7_6","first-page":"332","volume-title":"In Proc. of IEEE 12th Int\u2019l. Symposium on Field-Programmable Customs Computing Machines (FCCM 2004)","author":"A. Cappelli","year":"2004","unstructured":"A. Cappelli, A. Lodi, C. Mucci, M. Toma, F. Campi, A Dataflow Control Unit for C-to-Configurable Pipelines Compilation Flow; In Proc. of IEEE 12th Int\u2019l. Symposium on Field-Programmable Customs Computing Machines (FCCM 2004), Napa Valley, CA, USA, pp. 332\u2013333, April 20\u201323, 2004"},{"issue":"2","key":"6_CR8_6","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/MDT.2005.30","volume":"22","author":"C. Chang","year":"2005","unstructured":"C. Chang, J. Wawrzynek, R. W. Broderson, BEE2: A High-End Reconfigurable Computing System; IEEE Design and Test of Computers, vol. 22, no. 2, pp. 114\u2013125, 2005","journal-title":"IEEE Design and Test of Computers"},{"issue":"3","key":"6_CR9_6","first-page":"181","volume":"49","author":"C. Claus","year":"2007","unstructured":"C. Claus, W. Stechele, A. Herkersdorf, Autovision - A Run-time Reconfigurable MPSoC Architecture for future Driver Assistance Systems; Information Technology Journal, vol. 49, no. 3, pp. 181\u2013187, June 20, 2007","journal-title":"Information Technology Journal"},{"issue":"2","key":"6_CR10_6","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"23","author":"K. Compton","year":"2002","unstructured":"K. Compton, S. Hauck, Reconfigurable Computing: A Survey of Systems and Software; ACM Computing Surveys, vol. 23, no. 2, pp. 171\u2013210, 2002","journal-title":"ACM Computing Surveys"},{"key":"6_CR11_6","doi-asserted-by":"crossref","unstructured":"G. Estrin, Organization of Computer Systems-The Fixed Plus Variable Sructure Computer; In Proc. of Western Joint Computer Conference, pp. 33\u201340, 1960","DOI":"10.1145\/1460361.1460365"},{"key":"6_CR12_6","doi-asserted-by":"crossref","unstructured":"D. G\u00f6hringer, J. Becker, High Performance Reconfigurable Multi-Processor-Based Computing on FPGAs; In Proc. of the 24th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2010), Atlanta, USA, April, 2010","DOI":"10.1109\/IPDPSW.2010.5470800"},{"key":"6_CR13_6","doi-asserted-by":"crossref","unstructured":"D. G\u00f6hringer, M. H\u00fcbner, M. Benz, J. Becker, A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip; In Proc. of the 18th Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2010), Charlotte, USA, May, 2010","DOI":"10.1109\/FCCM.2010.47"},{"key":"6_CR14_6","doi-asserted-by":"crossref","unstructured":"D. G\u00f6hringer, M. H\u00fcbner, L. Hugot-Derville, J. Becker, Message Passing Interface Support for the Runtime Adaptive Multi-Processor System-on-Chip RAMPSoC; In Proc. of the 10th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS X), Samos, Greece, July 2010","DOI":"10.1109\/ICSAMOS.2010.5642043"},{"key":"6_CR15_6","doi-asserted-by":"crossref","unstructured":"D. G\u00f6hringer, M. H\u00fcbner, E. Nguepi Zeutebouo, J. Becker, CAP-OS: Operating System for Runtime Scheduling, Task Mapping and Resource Management on Reconfigurable Multiprocessor Architectures; In Proc. of Reconfigurable Architectures Workshop (RAW 2010), Atlanta, USA, April, 2010","DOI":"10.1109\/IPDPSW.2010.5470732"},{"key":"6_CR16_6","doi-asserted-by":"crossref","unstructured":"D. G\u00f6hringer, B. Liu, M. H\u00fcbner, J. Becker, Star-Wheels Network-on-Chip featuring a self-adaptive mixed topology and a synergy of a circuit- and a packet-switching communication protocol; In Proc. of the International Conference on Field Programmable Logic and Applications (FPL2009), Praha, Czech Republic, August\/September, 2009","DOI":"10.1109\/FPL.2009.5272279"},{"key":"6_CR17_6","doi-asserted-by":"crossref","unstructured":"D. G\u00f6hringer, J. Luhmann, J. Becker, GenerateRCS: A High-Level Design Tool for Generating Reconfigurable Computing Systems, In Proc. of the IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2009), Florianopolis, Brazil, October, 2009","DOI":"10.1109\/VLSISOC.2009.6041347"},{"key":"6_CR18_6","first-page":"642","volume-title":"A Decade of Reconfigurable Computing: A Visionary Retrospective","author":"R. Hartenstein","year":"2001","unstructured":"R. Hartenstein, A Decade of Reconfigurable Computing: A Visionary Retrospective; In Proc. of Design, Automation and Test in Europe (DATE 2001), Munich, Germany, pp.642\u2013649, March 12\u201316, 2001"},{"volume-title":"Why We Need Reconfigurable Computing Education; RC-Education Workshop","year":"2006","author":"R. Hartenstein","key":"6_CR19_6","unstructured":"R. Hartenstein, Why We Need Reconfigurable Computing Education; RC-Education Workshop, Karlsruhe, Germany, 2006"},{"key":"6_CR20_6","unstructured":"S. Hauck, A. DeHon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation; Morgan Kaufmann Series in Systems on Silicon, 2007"},{"key":"6_CR21_6","doi-asserted-by":"crossref","unstructured":"J. Howard, S. Dighe, Y. Hoskote et al., A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS; In Proc. of IEEE International Solid-State Circuits Conference (ISSCC 2010), San Francisco, CA, USA, Feb. 2010","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"6_CR22_6","doi-asserted-by":"crossref","unstructured":"P. Lysaght, B. Blodget, J. Mason, J. Young, B. Bridgford, Invited paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs; In Proc. of the International Conference on Field Programmable Logic and Applications (FPL 2006), Madrid, Spain, pp. 1\u20136, August 2006","DOI":"10.1109\/FPL.2006.311188"},{"key":"6_CR23_6","unstructured":"nVIDIA\u00ae Tesla\u2122, GPU Computing Technical Brief, Version 1.0.0, May 2007"},{"key":"6_CR24_6","first-page":"103","volume-title":"Realization of Real-Time Control Flow Oriented Automotive Applications on a Soft-core Multiprocessor System based on Xilinx Virtex-II FPGAs","author":"K. Paulsson","year":"2005","unstructured":"K. Paulsson, M. H\u00fcbner, H. Zou, J. Becker, Realization of Real-Time Control Flow Oriented Automotive Applications on a Soft-core Multiprocessor System based on Xilinx Virtex-II FPGAs; In Proc. of International Workshop on Applied Reconfigurable Computing (ARC 2005), Algarve, Portugal, pp. 103\u2013110, Feb. 22\u201323, 2005"},{"key":"6_CR25_6","unstructured":"B. Radunovic, An Overview of Advances in Reconfigurable Computing Systems; In Proc. of the 32nd Hawaii International Conference on System Science, January 1999"},{"volume-title":"Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach","year":"2009","author":"H. Sahlbach","key":"6_CR26_6","unstructured":"N. Voros, A. Rosti, M. H\u00fcbner, Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach; Springer, Netherlands, 2009"},{"volume-title":"Dynamic Adaptive Routing Techniques In Multigrain Dynamic Reconfigurable Hardware Architectures","year":"2004","author":"A. Thomas","key":"6_CR27_6","unstructured":"A. Thomas, J. Becker, Dynamic Adaptive Routing Techniques In Multigrain Dynamic Reconfigurable Hardware Architectures; In Proc. of the International Conference on Field Programmable Logic and Applications (FPL 2004), Antwerp, August 2004"},{"key":"6_CR28_6","doi-asserted-by":"crossref","unstructured":"M. Ullmann, B. Grimm, M. Huebner, J. Becker, An FPGA Run-Time System for Dynamical On-Demand Reconfiguration; In Proc. of Reconfigurable Architectures Workshop (RAW 2004), Santa F\u00e9, USA, 2004","DOI":"10.1007\/978-3-540-30117-2_47"},{"key":"6_CR29_6","unstructured":"W. Wolf, The Future of Multiprocessor Systems-on-Chips; In Proceedings of the Design Automation Conference (DAC 2004), San Diego, USA, pp. 681\u2013685, June 7\u201311, 2004"}],"container-title":["Multiprocessor System-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6460-1_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,8]],"date-time":"2023-02-08T20:43:49Z","timestamp":1675889029000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6460-1_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,9]]},"ISBN":["9781441964595","9781441964601"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6460-1_6","relation":{},"subject":[],"published":{"date-parts":[[2010,11,9]]},"assertion":[{"value":"9 November 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}