{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:44:58Z","timestamp":1725551098447},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_239","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T15:22:48Z","timestamp":1270480968000},"page":"344-353","source":"Crossref","is-referenced-by-count":5,"title":["A reconfigurable data-localised array for morphological algorithms"],"prefix":"10.1007","author":[{"given":"Anjit Sekhar","family":"Chaudhuri","sequence":"first","affiliation":[]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"L. Abbott, R. M. Haralick & X. Zhuang, \u201cPipeline Architectures for Morphologic Image Analysis\u201d, Machine Vision & Applications, pp. 23\u201340, 1988.","DOI":"10.1007\/BF01212310"},{"key":"35_CR2","unstructured":"P. Y. K. Cheung, \u201cRiley-2: A flexible platform for codesign and dynamic reconfigurable computing research\u201d, this volume."},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"S. Churcher, T. Kean & B. Wilkie, \u201cThe 6200 Fastmap Processor Interface\u201d, in Field Programmable Logic & Applications, W. Moore & W. Luk (Eds.), pp. 36\u201343, LNCS 975, Springer 1995.","DOI":"10.1007\/3-540-60294-1_96"},{"key":"35_CR4","unstructured":"C. R. Giardina & E.R. Dougherty, \u201cMorphological Methods in Image and Signal Processing\u201d, Prentice Hall, 1988"},{"issue":"1","key":"35_CR5","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/76.134373","volume":"2","author":"A. C. P. Loui","year":"1992","unstructured":"A. C. P. Loui, A. N. Venetsanopoulos & K. C. Smith, \u201cFlexible Architectures for Morphological Image Processing and Analysis\u201d, IEEE Transactions on Circuits & Systems for Video Technology, Vol. 2, No. 1, pp. 72\u201383, March 1992.","journal-title":"IEEE Transactions on Circuits & Systems for Video Technology"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi & P. Y. K. Cheung, \u201cModelling and Optimising Run-Time Reconfigurable Systems\u201d, IEEE Symposium on FPGAs for Custom Computing Machines, 1996.","DOI":"10.1109\/FPGA.1996.564815"},{"key":"35_CR7","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi and P. Y. K. Cheung, \u201cCompilation Tools for Run-Time Reconfigurable Designs\u201d, IEEE Symposium on Field-Programmable Custom Computing Machines, 1997.","DOI":"10.1109\/FPGA.1997.624605"},{"key":"35_CR8","unstructured":"W. Luk, T. Wu & I. Page, \u201cHardware-Software Co-design of Multidimensional Programs\u201d, IEEE Workshop on FPGAs for Custom Computing Machines, 1994."},{"issue":"3","key":"35_CR9","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/34.276129","volume":"16","author":"H. Park","year":"1994","unstructured":"H. Park & R. T. Chin, \u201cOptimal Decomposition of Convex Morphological Structuring Elements for 4-Connected Parallel Array Processors\u201d, IEEE Transactions on Pattern Analysis & Machine Intelligence, Vol. 16, No.3, pp. 304\u2013313, March 1994.","journal-title":"IEEE Transactions on Pattern Analysis & Machine Intelligence"},{"issue":"1","key":"35_CR10","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/34.41382","volume":"12","author":"I. Pitas","year":"1990","unstructured":"I. Pitas & A. N. Venetsanopoulos, \u201cMorphological Shape Decomposition\u201d, IEEE Transactions on Pattern Analysis & Machine Intelligence, Vol. 12, No. 1, pp. 38\u201345, January 1990.","journal-title":"IEEE Transactions on Pattern Analysis & Machine Intelligence"},{"key":"35_CR11","unstructured":"S. R. Sternberg, \u201cComputer Architectures Specialized for Mathematical Morphology\u201d, Algorithmically Specialized Parallel Computers, pp. 169\u2013176, 1985."},{"key":"35_CR12","doi-asserted-by":"crossref","unstructured":"S. Trimberger, D. Carberry, A. Johnson & J. Wong, \u201cA Time-Multiplexed FPGA\u201d, IEEE Symposium on Field-Programmable Custom Computing Machines, 1997.","DOI":"10.1109\/FPGA.1997.624601"},{"issue":"9","key":"35_CR13","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/82.326596","volume":"41","author":"D. Wang","year":"1992","unstructured":"D. Wang & D.-C. He, \u201cA Fast Implementation of 1-D Grayscale Morphological Filters\u201d, IEEE Transactions on Circuits and Systems \u2014 11: Analog & Digital Signal Processing, Vol. 41, No. 9, pp. 634\u2013636, September 1992.","journal-title":"IEEE Transactions on Circuits and Systems \u2014 11: Analog & Digital Signal Processing"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T20:17:42Z","timestamp":1558988262000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_239"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_239","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}