{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:17:11Z","timestamp":1725664631650},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540633716"},{"type":"electronic","value":"9783540695257"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63371-5_20","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T23:24:39Z","timestamp":1330298679000},"page":"189-200","source":"Crossref","is-referenced-by-count":4,"title":["A unified software pipeline construction scheme for modulo scheduled loops"],"prefix":"10.1007","author":[{"given":"Beno\u00eet","family":"Dupont de Dinechin","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,9]]},"reference":[{"key":"20_CR1","doi-asserted-by":"crossref","unstructured":"V. H. Allan, R. Jones, R. Lee, S. J. Allan \u201cSoftware Pipelining\u201d ACM Computing Surveys, Sep. 1995.","DOI":"10.1145\/212094.212131"},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"R. L. Sites \u201cAlpha AXP Architecture\u201d Digital Technical Journal, vol. 4, no. 2, 1992.","DOI":"10.1145\/151220.151226"},{"key":"20_CR3","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/BF01205184","volume":"7","author":"J. C. Dehnert","year":"1993","unstructured":"J. C. Dehnert, R. A. Towle \u201cCompiling for Cydra 5\u201d Journal of Supercomputing, vol. 7, pp. 181\u2013227, May 1993.","journal-title":"Journal of Supercomputing"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"B. Dupont de Dinechin \u201cInsertion Scheduling: An Alternative to List Scheduling for Modulo Schedulers\u201d, Proceedings of 8th international workshop on Language and Compilers for Parallel Computers, LNCS #1033, Columbus, Ohio, Aug. 1995.","DOI":"10.1007\/BFb0014190"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"B. Dupont de Dinechin \u201cEfficient Computation of Margins and of Minimum Cumulative Register Lifetime Date\u201d, Proceedings of 9th International Workshop on Language and Compilers for Parallel Computers, San Jose, California, Aug. 1996.","DOI":"10.1007\/BFb0017256"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"M. Lam \u201cA Systolic Array Optimizing Compiler\u201d Ph. D. Thesis, Carnegie Mellon University, May 1987.","DOI":"10.1007\/978-1-4613-1705-0"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"M. Lam \u201cSoftware Pipelining: An Effective Scheduling Technique for VLIW Machines\u201d Proceedings of the SIGPLAN'88 Conference on Programming Language Design and Implementation, 1988.","DOI":"10.1145\/53990.54022"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"B. R. Rau, C. D. Glaeser \u201cSome Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing\u201d IEEE \/ ACM 14th Annual Microprogramming Workshop, Oct. 1981.","DOI":"10.1145\/1014192.802449"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"B. R. Rau \u201cIterative Modulo Scheduling: An Algorithm for Software Pipelining Loops\u201d IEEE \/ ACM 27th Annual Microprogramming Workshop, San Jose, California, Nov. 1994.","DOI":"10.1145\/192724.192731"},{"key":"20_CR10","unstructured":"B. R. Rau, M. S. Schlansker, P. P. Tirumalai \u201cCode Generation Schemas for Modulo Scheduled Loops\u201d MICRO-25 \/ 25th Annual International Symposium on Microarchitecture, Portland, Dec. 1992."},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"J. Ruttenberg, G. R. Gao, A. Stoutchinin, W. Lichtenstein \u201cSoftware Pipelining Showdown: Optimal vs. Heuristic Methods in a Production Compiler\u201d Proceedings of the SIGPLAN'96 Conference on Programming Language Design and Implementation, Philadelphia, May 1996.","DOI":"10.1145\/231379.231385"},{"key":"20_CR12","unstructured":"P. P. Tirumalai, M. S. Schlansker \u201cParallelization of Loops with Exits on Pipelined Architectures\u201d Proceedings of the Supercomputing'90 conference Nov. 1990."},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"R. F. Touzeau \u201cA Fortran Compiler for the FPS-164 Scientific Computer\u201d ACM SIGPLAN 84 Symposium on Compiler Construction, 1984.","DOI":"10.1145\/502874.502879"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63371-5_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:18:12Z","timestamp":1605647892000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63371-5_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540633716","9783540695257"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-63371-5_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}