{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:23:25Z","timestamp":1725665005167},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617723"},{"type":"electronic","value":"9783540706779"}],"license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61772-8_39","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:23:02Z","timestamp":1330294982000},"page":"203-213","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["The logic threshold based voting: A model for local feedback bridging fault"],"prefix":"10.1007","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]},{"given":"P.","family":"Huc","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Bertrand","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"W. Maly, \u201dRealistic Fault Modeling for VLSI Testing\u201d, in Proceeding of Design Automation Conference, pp. 173\u2013180, 1987.","DOI":"10.1145\/37888.37914"},{"key":"13_CR2","doi-asserted-by":"crossref","first-page":"1181","DOI":"10.1109\/43.9188","volume":"7","author":"F. J. Ferguson","year":"1988","unstructured":"F. J. Ferguson and J. P. Shen, \u201dA CMOS Fault Extractor for Inductive Fault Analysis\u201d, IEEE Transactions on CAD, vol. 7, pp. 1181\u20131194, Nov. 1988.","journal-title":"IEEE Transactions on CAD"},{"key":"13_CR3","unstructured":"J. M. Soden and C. F. Hawkins, \u201dElectrical Properties and Detection Methods for CMOS ICs Defects\u201d, in Proc. of IEEE European Test Conference, pp. 159\u2013167, 1989."},{"key":"13_CR4","unstructured":"S.D. Millman and J. McCluskey, \u201dDetecting Bridging Faults With Stuck-at Test Sets\u201d, Proc. Int. Test Conf., pp. 773\u2013783, Washington, DC, USA, Sept. 12\u201314, 1988."},{"issue":"No.7","key":"13_CR5","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1109\/TC.1985.1676604","volume":"C-34","author":"M. Abramovici","year":"1985","unstructured":"M. Abramovici, \u201dA Practical Approach to Fault Simulation and Test Generation for Bridging Fault\u201d, IEEE Trans. Comput., C-34, No. 7, pp. 658\u2013663, July 1985.","journal-title":"IEEE Trans. Comput."},{"key":"13_CR6","unstructured":"T. Storey & W. Maly, \u201dCMOS Bridging Fault Detection\u201d, Proc. Int. Test Conf., pp. 842\u2013851, 1990."},{"key":"13_CR7","unstructured":"J.M. Acken & S.D. Millman, \u201dAccurate Modelling and Simulation of Bridging Faults\u201d, Proc. Custom Integrated Circuits Conf., pp. 17.4.1\u201317.4.4, 1991."},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"G.S. Greenstein & J.H. Patel, \u201dE-PROOFS: A CMOS Bridging Fault Simulator\u201d, Proc. Int. Conf. on CAD, pp. 268\u2013271, 1992.","DOI":"10.1109\/ICCAD.1992.279362"},{"key":"13_CR9","unstructured":"J.M. Acken & S.D. Millman, \u201dFault Model Evolution for Diagnosis: Accuracy vs Precision\u201d, Proc. Custom Integrated Circuits Conf., pp. 13.4.1\u201313.4.4, 1992."},{"key":"13_CR10","unstructured":"J. Rearick & J.H. Patel, \u201dFast and Accurate CMOS Bridging Fault Simulation\u201d, Proc. Int. Test Conf., pp. 54\u201362, 1993."},{"key":"13_CR11","unstructured":"P.C. Maxwell and R.C. Aitken, \u201dBiased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate logic Threshold\u201d, Proc. Int. Test Conf., pp. 63\u201372, 1993."},{"key":"13_CR12","unstructured":"M. Renovell, P. Huc, Y. Bertrand \u201dA Unified Model for Intergate and Intragate CMOS Bridging Fault: The Configuration Ratio\u201d, Proc. Asian Test Symposium, 15\u201317 Nov., Nara, Japan, pp. 486\u2013495, 1994."},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, Y. Bertrand \u201d The configuration ratio: a model for simulating CMOS intra-gate bridge with variable logic thresholds\u201d, First European Dependable Computing Conference, Berlin Germany, pp 165\u2013177, Oct. 1994.","DOI":"10.1007\/3-540-58426-9_130"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing \u2014 EDCC-2"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61772-8_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T12:05:28Z","timestamp":1558267528000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61772-8_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617723","9783540706779"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-61772-8_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]},"assertion":[{"value":"6 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}