{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:41:09Z","timestamp":1725550869632},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_55","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"523-533","source":"Crossref","is-referenced-by-count":7,"title":["Automating Customisation of Floating-Point Designs"],"prefix":"10.1007","author":[{"given":"Altaf Abdul","family":"Gaffar","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"Nabeel","family":"Shirazi","sequence":"additional","affiliation":[]},{"given":"James","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"55_CR1","unstructured":"Benedetti, A. and Perona, P., \u201cBit-width optimisation for configurable DSP\u2019s by multi-interval analysis\u201d, Proc. Signals, Systems and Computers, IEEE, 2000."},{"key":"55_CR2","doi-asserted-by":"crossref","unstructured":"Bondalapati, K. and Prasanna, V.K., \u201cDynamic precision management for loop computations on reconfigurable architectures\u201d, Proc. FCCM, IEEE, 1999.","DOI":"10.1109\/FPGA.1999.803687"},{"key":"55_CR3","doi-asserted-by":"crossref","unstructured":"Budiu, M. et. al. \u201cBitValue inference: detecting and exploiting narrow bitwidth compilations\u201d, Proc. EuroPar Conf., 2000.","DOI":"10.21236\/ADA458537"},{"key":"55_CR4","unstructured":"Celoxica Limited, http:\/\/www.celoxica.com ."},{"key":"55_CR5","unstructured":"Constantinides, G.A., Cheung, P.Y.K. and Luk, W., \u201cThe multiple wordlength paradigm\u201d, Proc. FCCM, IEEE, 2001."},{"key":"55_CR6","series-title":"Lect Notes Comput Sci","volume-title":"System level tools for DSP in FPGAs","author":"J. Hwang","year":"2001","unstructured":"Hwang, J., Milne, B., Shirazi, N. and Stroomer, D., \u201cSystem level tools for DSP in FPGAs\u201d, Proc. FPL, LNCS 2147, Springer, 2001."},{"key":"55_CR7","unstructured":"Jaenicke, A. and Luk, W., \u201cParameterised floating-point arithmetic on FPGAs\u201d, Proc. Acoustics, Speech, and Signal Processing, IEEE, 2001."},{"key":"55_CR8","unstructured":"Kim, S., Kum, K. and Sung, S., \u201cFixed point optimization utility for C and C++ based digital signal programs\u201d, IEEE Trans. on Circuits and Systems II, 1998."},{"key":"55_CR9","unstructured":"Kum, K.I. and Sung, W., \u201cCombined word-length Optimization and high-level synthesis of digital signal processing systems\u201d, IEEE Trans. on CAD, Aug. 2001."},{"key":"55_CR10","doi-asserted-by":"crossref","unstructured":"Leong, M.P. et. al., \u201cAutomatic floating to fixed point translation and its application to post-rendering 3D warping\u201d, Proc. FCCM, IEEE, 1999.","DOI":"10.1109\/FPGA.1999.803686"},{"key":"55_CR11","doi-asserted-by":"crossref","unstructured":"Lethje, O. et. al., \u201dA novel approach to code analysis of digital signal processors\u201d, Proc. Compilers, Architecture, and Synthesis for Embedded Systems, ACM, 2001.","DOI":"10.1145\/502217.502229"},{"key":"55_CR12","series-title":"Lect Notes Comput Sci","volume-title":"FPL","author":"W. Luk","year":"1998","unstructured":"Luk, W. and McKeever, S., \u201cPebble: a language for parametrised and reconfigurable hardware design\u201d, FPL, LNCS 1482, Springer, 1998."},{"key":"55_CR13","doi-asserted-by":"crossref","unstructured":"Luo, Z. and Martonosi, M. \u201cAccelerating pipelined integer nt accumulations in configurable hardware with delayed addition techniques\u201d, IEEE Trans. on Computers, Vol. 49, No. 3, 2000.","DOI":"10.1109\/12.841125"},{"key":"55_CR14","doi-asserted-by":"crossref","unstructured":"Shirazi, N., Walters, A. and Athanas, P. \u201cQuantitative analysis of floating-point arithmetic on FPGA based custom computing machines\u201d, Proc. FCCM, IEEE, 1995.","DOI":"10.1109\/FPGA.1995.477421"},{"key":"55_CR15","doi-asserted-by":"crossref","unstructured":"Stephenson, M., Babb, J. and Amarasinghe, S., \u201cBitwidth analysis with application to silicon compilation\u201d, Proc. Prog. Language Design and Imple., ACM, 2000.","DOI":"10.1145\/349299.349317"},{"key":"55_CR16","doi-asserted-by":"crossref","unstructured":"Yap, C. and Dube, T., \u201cThe exact computation paradigm\u201d, Computing in Euclidean Geometry, 2nd Ed., World Scientific Press, 1995.","DOI":"10.1142\/9789812831699_0011"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_55","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:14:27Z","timestamp":1558970067000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_55","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}