{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:38Z","timestamp":1725493058508},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_69","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"646-655","source":"Crossref","is-referenced-by-count":7,"title":["Multiple-Wordlength Resource Binding"],"prefix":"10.1007","author":[{"given":"George A.","family":"Constantinides","sequence":"first","affiliation":[]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"69_CR1","doi-asserted-by":"crossref","unstructured":"Constantinides, G.A., Cheung, P.Y.K., Luk, W.: Multiple precision for resource minimization. To appear in Proc. FCCM 2000","DOI":"10.1109\/FPGA.2000.903430"},{"key":"69_CR2","doi-asserted-by":"crossref","unstructured":"Kum, K., Sung, W.: Word-length optimization for high-level synthesis of digital signal processing systems. Proc. IEEE Int\u2019l.Workshop on Signal Processing Systems SIPS\u201998 (1998) 569\u2013678","DOI":"10.1109\/SIPS.1998.715819"},{"key":"69_CR3","doi-asserted-by":"crossref","unstructured":"Willems, M., B\u00fcrgsens, V., Keding, H., Gr\u00f6tker, T, Meyer, M.: System-level fixed-point design based on an interpolative approach. Proc. 34th Design Automation Conference (1997) 293\u2013298","DOI":"10.1109\/DAC.1997.597160"},{"key":"69_CR4","doi-asserted-by":"crossref","unstructured":"Cmar, R., Rijnders, L., Schaumont, P., Vernalde, S., Bolsens, I.: A methodology and design environment for DSP ASIC fixed point refinement. Proc. Design Automation and Test in Europe\u2019 99 (1999)","DOI":"10.1145\/307418.307503"},{"key":"69_CR5","volume-title":"Synthesis and optimization of digital circuits","author":"G. DeMicheli","year":"1994","unstructured":"DeMicheli, G.: Synthesis and optimization of digital circuits. New York: McGraw-Hill (1994)"},{"key":"69_CR6","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1049\/el:19980501","volume":"34","author":"S.D. Haynes","year":"1998","unstructured":"Haynes, S.D., Cheung, P.Y.K.: Configurable multiplier blocks for use within an FPGA. IEE Electronics Letters 34 (1998) 638\u2013639","journal-title":"IEE Electronics Letters"},{"key":"69_CR7","unstructured":"Landwehr, B., Marwedel, P., D\u00f6mer, R.: OSCAR: Optimum simultaneous scheduling, allocation and resource binding based on integer programming Proc. European Design Automation Conference (1994) 90\u201395"},{"key":"69_CR8","doi-asserted-by":"crossref","unstructured":"Ercegovac, M., Kirovski, D., Potkonjak, M.: Low-power behavioral synthesis optimization using multiple precision arithmetic. Proc. 36th Design Automation Conference (1999)","DOI":"10.1145\/309847.310000"},{"key":"69_CR9","volume-title":"Computer arithmetic: principles, architecture and design","author":"K. Hwang","year":"1979","unstructured":"Hwang, K.: Computer arithmetic: principles, architecture and design. New York: Wiley and sons (1979)"},{"key":"69_CR10","unstructured":"Weste, N.H.E., Eshraghian, K.: Principles of CMOS VLSI design. Reading, MA: Addison-Wesley (1993)"},{"key":"69_CR11","volume-title":"Numerical Recipes in C. Cambridge","author":"W.H. Press","year":"1988","unstructured":"Press, W.H., Flannery, B.P., Teukolsky, S.A., Vetterling, W.T.: Numerical Recipes in C. Cambridge, UK: Cambridge University Press (1988)"},{"key":"69_CR12","unstructured":"Dick, R.P., Rhodes, D.L., Wolf, W.: TGFF: Task graphs for free. Proc. CODES\/CASHE\u201998 (1998) 97\u2013101"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_69","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:20Z","timestamp":1556921180000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_69"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_69","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}