{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:17Z","timestamp":1737492017343,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_52","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"475-484","source":"Crossref","is-referenced-by-count":0,"title":["A Reconfigurable Stochastic Model Simulator for Analysis of Parallel Systems"],"prefix":"10.1007","author":[{"given":"O.","family":"Yamamoto","sequence":"first","affiliation":[]},{"given":"Yuichiro","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"Hitoshi","family":"Kurosawa","sequence":"additional","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"52_CR1","doi-asserted-by":"crossref","unstructured":"P. Shahabuddin, \u201cRare Event Simulation in Stochastic Models\u201d, Proc. of the Winter Simulation Conference, 1995, pp. 178\u2013185","DOI":"10.1145\/224401.224460"},{"key":"52_CR2","doi-asserted-by":"crossref","unstructured":"M. and J. Villen-Altamarino, \u201cRESTART: a straightforward method for fast simulation of rare events\u201d, Proc. of the Winter Simulation Conference, 1994, pp. 282\u2013289","DOI":"10.1109\/WSC.1994.717150"},{"key":"52_CR3","doi-asserted-by":"crossref","unstructured":"J. Arnold, D. Buell and E. Davis, \u201cSPLASH2\u201d Proc. of the 4th ACM Symposium on Parallel Algorithms and Architectures, pp. 316\u2013322, 1992.","DOI":"10.1145\/140901.141896"},{"key":"52_CR4","doi-asserted-by":"crossref","unstructured":"M. Wazlowski, L.Y Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman and S. Ghosh, \u201cPRISM-II Compiler and Architecture,\u201d Proc. of IEEEWorkshop on FPGAs for Custom Computing Machines, IEEE Computer Society Press, pp. 9\u201316, 1993.","DOI":"10.1109\/FPGA.1993.279484"},{"key":"52_CR5","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1007\/3-540-61730-2_7","volume-title":"Proc. of FPL\u201996","author":"R. Hartenstein","year":"1996","unstructured":"R. Hartenstein, J. Becker, R. Kress, \u201cCostum Computing Machines vs. Hardware\/ Software Co-Design: From a Globalized Point of View,\u201d Proc. of FPL\u201996, (LNCS 1142), pp. 65\u201376, 1996."},{"key":"52_CR6","doi-asserted-by":"crossref","unstructured":"P. L\u2019Ecuyer, \u201cRecent Advances in Uniform Random Number Generation\u201d, Proc. of the Winter Simulation Conference, 1994, pp. 176\u2013183","DOI":"10.1109\/WSC.1994.717114"},{"key":"52_CR7","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1007\/3-540-61730-2_6","volume-title":"Proc. of FPL\u201996","author":"Y. Shibata","year":"1996","unstructured":"Y. Shibata, X-P. Ling, H. Amano, \u201cAn Emulation System of the WASMII: Data Driven Computer on a Virtual Hardware\u201d, Proc. of FPL\u201996, (LNCS 1142), 1996, pp. 55\u201364"},{"key":"52_CR8","unstructured":"XILINX Corp, Programmable Gate Array\u2019s Data Book, July 1996"},{"key":"52_CR9","unstructured":"IEEE, \u201cIEEE Standard Backplane Bus Speci.cation for Multiprocessor Architectures: Futurebus,\u201d, Jun. 1988"},{"key":"52_CR10","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1016\/0167-8191(94)00111-M","volume":"21","author":"T. Terasawa","year":"1995","unstructured":"T. Terasawa, O Yamamoto, T. Kudoh, H. Amano: \u201cA performance evaluation of the multiprocessor testbed ATTEMPT-0\u201d, Parallel Computing 21, 1995, pp. 701\u2013730","journal-title":"Parallel Computing"},{"key":"52_CR11","doi-asserted-by":"crossref","unstructured":"D.H. Lawrie: \u201cAccess and Alignment of Data in an Array Processor\u201d, IEEE Trans. Comput. Vol. C-24, No. 12, Dec. 1975","DOI":"10.1109\/T-C.1975.224157"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_52","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:04Z","timestamp":1737489544000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_52","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}