{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:30Z","timestamp":1725468690487},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_30","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"359-365","source":"Crossref","is-referenced-by-count":1,"title":["A Heterogeneous Multi-core Processor Architecture for High Performance Computing"],"prefix":"10.1007","author":[{"given":"Jianjun","family":"Guo","sequence":"first","affiliation":[]},{"given":"Kui","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"30_CR1","unstructured":"http:\/\/www.gaisler.com\/cms4_5_3\/"},{"key":"30_CR2","doi-asserted-by":"crossref","unstructured":"Corporaal, H., Mulder, H.: MOVE: A framework for high-performance processor design. In: Supercomputing 1991, Albuquerque, pp. 692\u2013701 (November 1991)","DOI":"10.1145\/125826.126159"},{"key":"30_CR3","unstructured":"Hoogerbrugge, J.: Code generation for Transport Triggered Architectures. PhD thesis, Delft Univ.of Technology (February 1996) ISBN 90-9009002-9"},{"key":"30_CR4","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","volume":"8","author":"J.E. Volder","year":"1959","unstructured":"Volder, J.E.: The CORDIC trigonometric computing technique. IRE Transactions on Electronic Computers\u00a08, 330\u2013334 (1959)","journal-title":"IRE Transactions on Electronic Computers"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Srinivasan, S., Cuppu, V., Jacob, B.: Transparent Data-Memory Organizations for Digital Signal Processors. In: Proc. Int\u2019l. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2001), Atlanta, Georgia, USA, November 16-17 (2001)","DOI":"10.1145\/502217.502224"},{"key":"30_CR6","unstructured":"Ye, T.T.: On-chip multiprocessor communication network design and analysis. PhD thesis, Stanford University (December 2003)"},{"key":"30_CR7","unstructured":"http:\/\/focus.ti.com\/docs\/toolsw\/folders\/print\/sprc092.html"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_30.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:20:09Z","timestamp":1619508009000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/11859802_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}