{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:54:36Z","timestamp":1725544476444},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_14","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T07:53:08Z","timestamp":1139903588000},"page":"191-201","source":"Crossref","is-referenced-by-count":2,"title":["M2E: A Multiple-Input, Multiple-Output Function Extension for RISC-Based Extensible Processors"],"prefix":"10.1007","author":[{"given":"Xiaoyong","family":"Chen","sequence":"first","affiliation":[]},{"given":"Douglas L.","family":"Maskell","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Altera Corp., NIOS II Custom Instruction User Guide (2005)"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Scalable Custom Instructions Identification for Instruction-Set Extensible Processors. In: Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Washington, DC (September 2004)","DOI":"10.1145\/1023833.1023844"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., Ienne, P.: Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural constraints. In: 40st ACM\/IEEE Design Automation Conference (DAC) (2003)","DOI":"10.1145\/775832.775897"},{"key":"14_CR4","unstructured":"Hauser, J.R., Wawrzynek, J.: Grap: A MIPS Processor with A Reconfigurable Coprocessor. In: Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif. (April 1997)"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Kastrup, B., Bink, A., Hoogerbrugge, J.: ConCISe: A Compiler-Driven CPLD-based Instruction Set Accelerator. In: Proceedings of the 7th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif. (April 1999)","DOI":"10.1109\/FPGA.1999.803671"},{"key":"14_CR6","unstructured":"Ienne, P., Pozzi, L., Vuletic, M.: On the Limits of Processor Specialisation by Mapping Dataflow Sections on Ad-hoc Functional Units. Technical Report 01\/376, Swiss Federal Institute of Technology Lausanne, Computer Science Department (December 2001)"},{"key":"14_CR7","unstructured":"Xilinx Inc., PowerPC Processor Reference Guide (2003)"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Cong, J., Fan, Y., Han, G., Jagannathan, A., Reinman, G., Zhang, Z.: Instruction Set Extension with Shadow Registers for Configurable Processors. In: Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays (February 2005)","DOI":"10.1145\/1046192.1046206"},{"key":"14_CR9","unstructured":"Biswas, P., Banerjee, S., Dutt, N.D., Pozzi, L., Ienne, P.: ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement. Design Automation and Test in Europe (DATE) (2005)"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Characterizing Embedded Applications for Instruction-Set Extensible Processors. In: 41st ACM\/IEEE Design Automation Conference (DAC) (June 2004)","DOI":"10.1145\/996566.996764"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Razdan, R., Smith, M.D.: A High-Performance Microarchitecture with Hardware-Programmable Functional Units. In: Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO-27) (November 1994)","DOI":"10.1145\/192724.192749"},{"key":"14_CR12","unstructured":"SimpleScalar LLC, http:\/\/www.simplescalar.com"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: The MOLEN Processor Prototype. In: FCCM 2004 (2004)","DOI":"10.1109\/FCCM.2004.55"},{"key":"14_CR14","unstructured":"MediaBench, http:\/\/cares.icsl.ucla.edu\/MediaBench\/"},{"key":"14_CR15","volume-title":"MIPS RISC Architecture","author":"G. Kane","year":"1992","unstructured":"Kane, G., Heinrich, J.: MIPS RISC Architecture. Prentice-Hall, Englewood Cliffs (1992)"},{"key":"14_CR16","unstructured":"Altera Corp.: Nios II Processor Reference Handbook (2005)"},{"key":"14_CR17","unstructured":"Xilinx Inc.: MicroBlaze Processor Reference Guide (2005)"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Guo, Z., Najjar, W., Vahid, F., Vissers, K.: A Quantitative Analysis of The Speedup Factors of FPGAs over Processors. In: Proceeding of the 2004 ACM\/SIGDA 12th international Symposium on Field programmable Gate Arrays, Monterey, California, USA (February 2004)","DOI":"10.1145\/968280.968304"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T18:20:45Z","timestamp":1555438845000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11682127_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}