{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T05:21:38Z","timestamp":1736054498922,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540295723"},{"type":"electronic","value":"9783540320920"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572329_11","type":"book-chapter","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:09:38Z","timestamp":1129122578000},"page":"121-130","source":"Crossref","is-referenced-by-count":5,"title":["Soft Error Mitigation in Cache Memories of Embedded Systems by Means of a Protected Scheme"],"prefix":"10.1007","author":[{"given":"Hamid R.","family":"Zarandi","sequence":"first","affiliation":[]},{"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"11_CR1","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1145\/48012.48037","volume":"6","author":"A. Agarwal","year":"1988","unstructured":"Agarwal, A., Hennessy, J., Horowitz, M.: Cache Performance of Operating Systems and Multiprogramming. ACM Trans. Computer Systems\u00a06(4), 393\u2013431 (1988)","journal-title":"ACM Trans. Computer Systems"},{"key":"11_CR2","series-title":"Lecture Notes in Computer Science","first-page":"179","volume-title":"Parallel Computer Architectures","author":"A. Agarwal","year":"1993","unstructured":"Agarwal, A., Pudar, S.D.: Column-Associative Caches: a Technique for Reducing the Miss Rate of Direct-Mapped Caches. In: Dal Cin, M., Bode, A. (eds.) Parallel Computer Architectures. LNCS, vol.\u00a0732, pp. 179\u2013190. Springer, Heidelberg (1993)"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Asadi, G., Miremadi, S.G., Zarandi, H.R., Ejlali, A.R.: Evaluation of Fault-Tolerant Designs Implemented on SRAM-based FPGAs. In: Proc. IEEE\/IFIP Pacific Rim International Symposium on Dependable Computing, French, pp. 327\u2013333 (2004)","DOI":"10.1109\/PRDC.2004.1276583"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Bertozzi, D., Benini, L., De Micheli, G.: Low Power Error Resilient Encoding for On-chip Data Buses. In: Proc. of Design, Automation and Test in Europe Conference, France, pp. 102\u2013109 (2002)","DOI":"10.1109\/DATE.2002.998256"},{"key":"11_CR5","unstructured":"Brigham Young University: BYU Cache Simulator, http:\/\/tds.cs.byu.edu"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Calder, B., Grunwald, D.: Predictive Sequential Associative Cache. In: Proc. 2nd Int\u2019l Symp. High performance Computer Architecture, pp. 244\u2013253 (1996)","DOI":"10.1109\/HPCA.1996.501190"},{"issue":"3","key":"11_CR7","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1109\/12.210168","volume":"42","author":"A. Faridpour","year":"1993","unstructured":"Faridpour, A., Hill, M.: Performance Implications of Tolerating Cache Faults. IEEE Trans. on Computers\u00a042(3), 257\u2013267 (1993)","journal-title":"IEEE Trans. on Computers"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Farooqui, A.A., Oklobdzija, V.G., Sait, S.M.: Area-Time Optimal Adder with Relative Placement Generator. In: Proc. of Int. Symp. on Circuits and Systems, vol.\u00a05, pp. 141\u2013144 (2003)","DOI":"10.1109\/ISCAS.2003.1206211"},{"key":"11_CR9","volume-title":"Essentials of Error-Control Coding Techniques","author":"H. Imai","year":"1990","unstructured":"Imai, H.: Essentials of Error-Control Coding Techniques. Academic Press, San Diego (1990)"},{"key":"11_CR10","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/40.259894","volume":"14","author":"J. Karlsson","year":"1994","unstructured":"Karlsson, J., Liden, P., Dahlgern, P., Johansson, R., Gunneflo, U.: Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms. IEEE Micro\u00a014, 8\u201323 (1994)","journal-title":"IEEE Micro"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Kim, S., Somani, A.: Area Efficient Architectures for Information Integrity Checking in the Cache Memories. In: Proc. Intl. Symp. Computer Architecture, pp. 246\u2013256 (1999)","DOI":"10.1145\/307338.301000"},{"key":"11_CR12","first-page":"1452","volume":"46","author":"J.H. Lee","year":"2000","unstructured":"Lee, J.H., Lee, J.S., Kim, S.D.: A New Cache Architecture based on Temporal and Spatial Locality. Journal of Systems Architecture\u00a046, 1452\u20131467 (2000)","journal-title":"Journal of Systems Architecture"},{"key":"11_CR13","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1109\/24.406580","volume":"44","author":"G. Miremadi","year":"1995","unstructured":"Miremadi, G., Torin, J.: Evaluating Processor-Behavior and Three Error-Detection Mechanisms Using Physical Fault Injection. IEEE Trans. Reliability\u00a044, 441\u2013453 (1995)","journal-title":"IEEE Trans. Reliability"},{"key":"11_CR14","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/4.68123","volume":"26","author":"J.M. Mulder","year":"1991","unstructured":"Mulder, J.M., Quach, N.T., Flynn, M.J.: An Area Model for On-Chip Memories and its Applications. IEEE journal of solid state Circuits\u00a026, 98\u2013106 (1991)","journal-title":"IEEE journal of solid state Circuits"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable Caches and their Application to Media Processing. In: Proc. Int. Symp. Computer Architecture, pp. 214\u2013224 (2000)","DOI":"10.1145\/342001.339685"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Seznec, A.: A Case for Two-Way Skewed-Associative Caches. In: Proc. Intl. Symp. Computer Architecture, pp. 169\u2013178 (1993)","DOI":"10.1145\/173682.165152"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Shirvani, P., McCuskey, E.J.: PADded Cache: A New Fault-Tolerance Technique for Cache Memories. In: Proc. 17th IEEE VLSI Test Symp., pp. 440\u2013445 (1999)","DOI":"10.1109\/VTEST.1999.766701"},{"issue":"4","key":"11_CR18","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A.J. Smith","year":"1982","unstructured":"Smith, A.J.: Cache memories. Computing Survey\u00a014(4), 473\u2013530 (1982)","journal-title":"Computing Survey"},{"key":"11_CR19","unstructured":"Standard Performance Evaluation Corporation: SPEC CPU (2000), benchmarks, http:\/\/www.specbench.org\/osg\/cpu2000"},{"key":"11_CR20","unstructured":"Intel Corporation: Pentium\u00ae Family Developer\u2019s Manual, http:\/\/www.intel.com"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Reed, R.: Heavy Ion and Proton Induced Single Event Multiple Upsets. In: IEEE Nuclear and Space Radiation Effects Conference (1997)","DOI":"10.1109\/23.659039"},{"key":"11_CR22","first-page":"434","volume":"87","author":"P. Swazey","year":"1987","unstructured":"Swazey, P.: SRAM Organization, Control, and Speed, and Their Effect on Cache Memory Design. Midcon\/87, 434\u2013437 (1987)","journal-title":"Midcon\/"},{"key":"11_CR23","volume-title":"To appear in The Journal of Supercomputing","author":"H. Zarandi","year":"2004","unstructured":"Zarandi, H., Sarbazi-Azad, H.: Hierarchical Binary Set Partitioning in Cache Memories. In: To appear in The Journal of Supercomputing, Kluwer Academic Publisher, Dordrecht (2004)"},{"key":"11_CR24","doi-asserted-by":"crossref","unstructured":"Zarandi, H., Miremadi, S.G., Sarbazi-Azad, H.: Fault Detection Enhancement in Cache Memories Using a High Performance Placement Algorithm. In: IEEE International On-Line Testing Symposium (IOLTS), pp. 101\u2013106 (2004)","DOI":"10.1109\/OLT.2004.1319666"},{"key":"11_CR25","unstructured":"Zhang, W., Gurumurthi, S., Kandemir, M., Sivasubramaniam, A.: ICR: In-Cache Replication for Enhancing Data Cache Reliability. In: Proceedings of the International Conference on Dependable Systems and Networks (DSN), pp. 291\u2013300 (2003)"},{"key":"11_CR26","doi-asserted-by":"crossref","unstructured":"Zhang, C., Vahid, F., Najjar, W.: A Highly Configurable Cache Architecture for Embedded Systems. In: Int. Symp. on Computer Architecture, pp. 136\u2013146 (2003)","DOI":"10.1145\/871656.859635"},{"key":"11_CR27","doi-asserted-by":"crossref","unstructured":"Zhang, C., Zhang, X., Yan, Y.: Two Fast and High-Associativity Cache Schemes. IEEE micro, 40\u201349 (1997)","DOI":"10.1109\/40.621212"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572329_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T22:24:11Z","timestamp":1736029451000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572329_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540295723","9783540320920"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/11572329_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}