{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:46:32Z","timestamp":1725468392252},"publisher-location":"Boston","reference-count":12,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"0387334025"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/0-387-33403-3_13","type":"book-chapter","created":{"date-parts":[[2006,8,15]],"date-time":"2006-08-15T14:25:16Z","timestamp":1155651916000},"page":"197-211","source":"Crossref","is-referenced-by-count":1,"title":["A Novel full Automatic Layout Generation Strategy for Static CMOS Circuits"],"prefix":"10.1007","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[]},{"given":"Cristiano","family":"Domingues","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"G\u00fcntzel","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Bastian F., Lazzari, C, G\u00fcntzel, J. L., Reis, R. (2004). A New Transistor Folding Algorithm Applied to an Automatic Full-Custom Layout Generation Tool, PATMOS2004, 14\n th\n \n International Workshop on Power and Timing Modeling, Optimization and Simulation, Santorini, September 15\u201317, 2004. LNCS 3254 Springer, p. 732\u2013741."},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Cong, J. and Sarrafzadeh, M. (2000). Incremental Physical Design. In Proceedings of the 2000 International Symposium on Physical Design, pages 84\u201392. ACM Press.","DOI":"10.1145\/332357.332379"},{"key":"13_CR3","unstructured":"Detjens, E. Rudell, R. Sangiovanni-Vinccentelli, A. and Wang, A. (1987). Technology Mapping in MIS. In ICCAD, pages 116\u2013119."},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Kim, J. and Kang, S. M. (1997). An Efficient Transistor Folding Algorithm for Row-based CMOS Layout Design. DAC\u203297 \u2014 Design Automation Conference, pages 456\u2013459.","DOI":"10.1145\/266021.266199"},{"issue":"8","key":"13_CR5","doi-asserted-by":"crossref","first-page":"1671","DOI":"10.1109\/T-ED.1980.20086","volume":"ED-27","author":"A. Lopez","year":"1980","unstructured":"Lopez, A. and Law, H. S. (1980). A Dense Gate Matrix Layout Method for MOS VLSI. IEEE Transactions on Electron Devices, ED-27(8):1671\u20131675.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"13_CR6","unstructured":"Moraes, F., Reis, R., and Lima, F. (1997). An Efficient Layout Style for Three-Metal CMOS Macrocells. In VLSI\u201997, pages 415\u2013426."},{"key":"13_CR7","unstructured":"Moraes, F. and Velasco, (2002). A. J. Deterministic Versus Non-Deterministic Placement Algorithms for Automatic Layout Synthesis Tools. In DCIS\u201902."},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Reis, A., Reis, R., Auvergne, D. and Robert, M. Library Free Technology Mapping. (1997). VLSI: Integrated Systems on Silicon, IFIP TC10 WG10.5 International Conference in Very Large Scale Integration, pages 303\u2013314.","DOI":"10.1007\/978-0-387-35311-1_25"},{"key":"13_CR9","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K. Roy","year":"2003","unstructured":"Roy, K. Mukhopadhyay, S. and Meimand, H. (2003). Leakage Current Mechanisms And Leakage Reduction Techniques in Deep Submicrometer CMOS Circuits. In Proceedings of the IEEE, volume 91, pages 305\u2013327.","journal-title":"Proceedings of the IEEE"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Sarrafzadeh, M., Bozorgzadeh, E., Kastner, R., and Srivastava, A. (2001). Design And Analysis of Physical Design Algorithms. In Proceedings of the 2001 International Symposium on Physical Design, pages 82\u201389. ACM Press.","DOI":"10.1145\/369691.369742"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Santos, C. L., Wilke, G., Lazzari, C, Guntzel, J., Reis, R. A. (2003). A Transistor Sizing Method Applied to an Automatic Layout Generation Tool. SBCCI2003. 16\n th\n \n Symposium on Integrated Circuits and Systems Design. Sao Paulo, Septembre 8\u201311, 2003. p.303\u2013307.","DOI":"10.1109\/SBCCI.2003.1232845"},{"issue":"5","key":"13_CR12","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TC.1981.1675787","volume":"C-30","author":"T. Uehara","year":"1981","unstructured":"Uehara, T. and Cleemput, W. (1981). Optimal Layout of CMOS Functional Arrays. IEEE Transactions on Computer, C-30(5):305\u2013312.","journal-title":"IEEE Transactions on Computer"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SOC: From Systems to Chips"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/0-387-33403-3_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T01:19:19Z","timestamp":1619486359000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/0-387-33403-3_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["0387334025"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/0-387-33403-3_13","relation":{},"subject":[]}}