{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:15:33Z","timestamp":1742400933783},"reference-count":24,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1997,6,1]],"date-time":"1997-06-01T00:00:00Z","timestamp":865123200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1997,6]]},"DOI":"10.1006\/jpdc.1997.1333","type":"journal-article","created":{"date-parts":[[2002,10,7]],"date-time":"2002-10-07T15:41:49Z","timestamp":1034005309000},"page":"79-93","source":"Crossref","is-referenced-by-count":15,"title":["Effectiveness of Dynamic Prefetching in Multiple-Writer Distributed Virtual Shared-Memory Systems"],"prefix":"10.1006","volume":"43","author":[{"given":"Magnus","family":"Karlsson","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1006\/jpdc.1997.1333_PC971333RF1","doi-asserted-by":"crossref","unstructured":"A. Agarwal, R. Bianchini, D. Chaiken, K. Johnson, D. Kranz, J. Kubiatowicz, B-H. Lim, K. Mackenzie, D. Yeung, 1995, The MIT Alewife machine: Architecture and performance, Proc. 22nd International Symposium on Computer Architecture, 2, 13","DOI":"10.1109\/ISCA.1995.524544"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF2","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/40.342018","article-title":"A case for NOW (networks of workstations)","volume":"15","author":"Anderson","year":"1995","journal-title":"IEEE Micro."},{"key":"10.1006\/jpdc.1997.1333_PC971333RF3","doi-asserted-by":"crossref","unstructured":"R. Bianchini, L. I. Kontothanasis, R. Pinto, M. De Maria, M. Abud, C. L. Amorim, 1996, Hiding communication latency and coherence overhead in software DSMs, Proc. of 7th International Conference on Architectural Support for Programming Languages and Operating Systems, 198, 209","DOI":"10.1145\/237090.237185"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF4","article-title":"Page fault behavior and prefetching in software DSMs","volume":"ES-401\/96","author":"Bianchini","year":"1996","journal-title":"Technical Report"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF5","doi-asserted-by":"crossref","unstructured":"M. Brorsson, F. Dahlgren, H. Nilsson, P. Stenstr\u00f6m, 1993, The CacheMire test bench\u2014A flexible and effective approach for simulation of multiprocessors, Proc. 26th Annual Simulation Symposium, 41, 49","DOI":"10.1109\/SIMSYM.1993.639054"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF6","doi-asserted-by":"crossref","unstructured":"J. B. Carter, J. K. Bennett, W. Zwaenepoel, 1991, Implementation and performance of munin, Proc. 13th ACM Symposium on Operating Systems Principles, 152, 164","DOI":"10.1145\/121132.121159"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF7","doi-asserted-by":"crossref","unstructured":"T. F. Chen, J. L. Baer, 1994, A performance study of software and hardware data prefetching schemes, Proc. 21st International Symposium on Computer Architecture, 223, 232","DOI":"10.1109\/ISCA.1994.288147"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF8","doi-asserted-by":"crossref","unstructured":"D. Chiou, B. S. Ang, Arvind, M. J. Beckerle, A. Boughton, R. Greiner, J. E. Hicks, J. C. Hoe, 1995, START-NG: Delivering seamless parallel computing, Proc. EURO-PAR'95, 101, 116","DOI":"10.1007\/BFb0020458"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF9","doi-asserted-by":"crossref","unstructured":"A. L. Cox, S. Dwarkadas, P. Keleher, H. Lu, R. Rajamony, W. Zwaenepoel, 1994, Software versus hardware shared-memory implementation: A case study, Proc. 21st International Symposium on Computer Architecture, 106, 117","DOI":"10.1109\/ISCA.1994.288157"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF10","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1109\/71.395402","article-title":"Sequential hardware prefetching in shared-memory multiprocessors","volume":"6","author":"Dahlgren","year":"1995","journal-title":"IEEE Trans. Parallel Distrib. Systems"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF11","doi-asserted-by":"crossref","unstructured":"S. Dwarkadas, P. Keleher, A. L. Cox, W. Zwaenepoel, 1993, Evaluation of release consistent software distributed shared memory on emerging network technology, Proc. 20th International Symposium on Computer Architecture, 144, 155","DOI":"10.1109\/ISCA.1993.698553"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF12","unstructured":"M. Ekstrand, 1993, CaBS\u2014The CacheMire benchmark suite, Department of Computer Engineering, Lund University"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF13","doi-asserted-by":"crossref","unstructured":"M. Galles, E. Williams, 1994, Performance optimizations, implementation, and verification of the SGI challenge multiprocessor, Proc. 27th Hawaii International Conference on System Sciences, 1, 134, 143","DOI":"10.1109\/HICSS.1994.323177"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF14","doi-asserted-by":"crossref","unstructured":"K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, J. Hennessy, 1990, Memory consistency and event ordering in scalable shared memory multiprocessors, Proc. 17th International Symposium on Computer Architecture, 15, 26","DOI":"10.1109\/ISCA.1990.134503"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF15","doi-asserted-by":"crossref","unstructured":"M. Karlsson, P. Stenstr\u00f6m, 1996, Performance evaluation of a cluster-based multiprocessor built from ATM switches and bus-based multiprocessor servers, Proc. 2nd International Symposium on High Performance Computer Architecture, 4, 13","DOI":"10.1109\/HPCA.1996.501169"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF16","unstructured":"P. Keleher, A. L. Cox, S. Dwarkadas, W. Zwaenepoel, 1994, TreadMarks: Distributed shared memory on standard workstations and operating systems, Proc. 1994 Winter USENIX Conference, 115, 132"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF17","doi-asserted-by":"crossref","unstructured":"P. Keleher, A. L. Cox, W. Zwaenepoel, 1992, Lazy release consistency for software distributed shared memory, Proc. 19th International Symposium on Computer Architecture, 13, 21","DOI":"10.1109\/ISCA.1992.753300"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF18","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford DASH multiprocessor","volume":"25","author":"Lenoski","year":"1992","journal-title":"IEEE Computer"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF19","doi-asserted-by":"crossref","unstructured":"T. Mowry, M. Lam, A. Gupta, 1992, Design and evaluation of a compiler algorithm for prefetching, Proc. 5th International Conference on Architectural Support for Programming Languages and Operating Systems, 62, 73","DOI":"10.1145\/143365.143488"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF20","unstructured":"T. Mowry, 1994, Tolerating latency through software-controlled data prefetching, Stanford University"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF21","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1016\/0743-7315(91)90014-Z","article-title":"Tolerating latency through software-controlled prefetching in shared-memory multiprocessors","volume":"12","author":"Mowry","year":"1991","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1006\/jpdc.1997.1333_PC971333RF22","doi-asserted-by":"crossref","unstructured":"D. Scales, K. Gharachorloo, C. Thekkath, 1996, Shasta: A low overhead, software-only approach for supporting fine-grain shared memory, Proc. of 7th International Conference on Architectural Support for Programming Languages and Operating Systems, 174, 185","DOI":"10.1145\/237090.237179"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF23","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared-memory","volume":"20","author":"Singh","year":"1992","journal-title":"Comput. Architecture News"},{"key":"10.1006\/jpdc.1997.1333_PC971333RF24","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/C-M.1978.218016","article-title":"Sequential program prefetching in memory hierarchies","volume":"11","author":"Smith","year":"1978","journal-title":"IEEE Comput."}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731597913332?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731597913332?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,5,7]],"date-time":"2019-05-07T17:23:59Z","timestamp":1557249839000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0743731597913332"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,6]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,6]]}},"alternative-id":["S0743731597913332"],"URL":"https:\/\/doi.org\/10.1006\/jpdc.1997.1333","relation":{},"ISSN":["0743-7315"],"issn-type":[{"value":"0743-7315","type":"print"}],"subject":[],"published":{"date-parts":[[1997,6]]}}}