{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:36:27Z","timestamp":1737178587842,"version":"3.33.0"},"reference-count":28,"publisher":"Wiley","issue":"3","license":[{"start":{"date-parts":[[2006,12,13]],"date-time":"2006-12-13T00:00:00Z","timestamp":1165968000000},"content-version":"vor","delay-in-days":4974,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuit Theory & Apps"],"published-print":{"date-parts":[[1993,5]]},"abstract":"Abstract<\/jats:title>In this paper we present a tight clock synchronization scheme for large\u2010scale multiprocessor systems. the proposed scheme consists of two symmetric loops for transmission of the master clock signals and askew cancellation circuit<\/jats:italic>(SCC) for each node to be synchronized to the master clock. Each clocking signal generated by the master clock source is replicated into two identical copies and the twin signals are transmitted on two symmetric loops in opposite directions. to cancel the time skew between them caused by the transmission network, the time difference between the two clocks' arrival times at any node is first measured and stored in each node. Then each of the leading signals received from the loop in a node is issued to its functional units after the signal is delayed by half the measured phase difference. It is shown that the system clock skew can be made independent of the delay of the transmission lines by the proposed scheme at a low hardware cost.<\/jats:p>To explore the feasibility of the proposed scheme, the SCC is designed with a combination of programmable delay element arrays and a phase detector. the floor\u2010plan of the SCC is implemented by the MAGIC VLSI lay\u2010out tool based on MOSIS CMOS 2 \u03bcm technology and extensively simulated.<\/jats:p>","DOI":"10.1002\/cta.4490210303","type":"journal-article","created":{"date-parts":[[2007,7,2]],"date-time":"2007-07-02T08:46:55Z","timestamp":1183366015000},"page":"233-247","source":"Crossref","is-referenced-by-count":0,"title":["A tight clock synchronization technique for multiprocessor systems"],"prefix":"10.1002","volume":"21","author":[{"given":"Jyh\u2010Charn","family":"Liu","sequence":"first","affiliation":[]},{"given":"Tzu\u2010Chien","family":"Hung","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2006,12,13]]},"reference":[{"key":"e_1_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312208"},{"key":"e_1_2_1_3_2","first-page":"59","volume-title":"Timing control of VLSI based NLOGN and crossbar networks","author":"Dhar S.","year":"1983"},{"key":"e_1_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/359545.359563"},{"key":"e_1_2_1_5_2","doi-asserted-by":"crossref","unstructured":"H.KopetzandK.Kim \u2018Temporal uncertainties in interaction among real\u2010time objects\u2019 Proc. Ninth Symp. on Reliable Distributed Systems IEEE1990 pp.165\u2013174.","DOI":"10.1109\/RELDIS.1990.93962"},{"key":"e_1_2_1_6_2","doi-asserted-by":"crossref","unstructured":"Y.Hao J.\u2010C.LiuandJ.Kim \u2018Task scheduling in hard real\u2010time distributed systems based on a synchronized collision\u2010free multi\u2010access bus\u2019 Proc. Int. Phoenix Computer and Communication Conf. March1992 IEEE pp.411\u2013416.","DOI":"10.1109\/PCCC.1992.200585"},{"key":"e_1_2_1_7_2","doi-asserted-by":"crossref","unstructured":"A. L.FisherandH. T.Kung \u2018Synchronizing large VLSI processor arrays\u2019 Proc. Symp. on Computer Architecture 1983 pp.54\u201358.","DOI":"10.1145\/1067651.801638"},{"key":"e_1_2_1_8_2","doi-asserted-by":"publisher","DOI":"10.1117\/12.933696"},{"key":"e_1_2_1_9_2","doi-asserted-by":"crossref","unstructured":"L. W.Cotten \u2018Circuit implementation of high\u2010speed pipeline systems\u2019 Proc. Fall Joint Computer Conf. 1965 pp.489\u2013504.","DOI":"10.1145\/1463891.1463945"},{"key":"e_1_2_1_10_2","doi-asserted-by":"crossref","unstructured":"L. W.Cotten \u2018Maximum\u2010rate pipeline systems\u2019 Proc. Spring Joint Computer Conf. 1969 pp.581\u2013586.","DOI":"10.1145\/1476793.1476883"},{"key":"e_1_2_1_11_2","unstructured":"M. J.FlynnandG. M.Amdahl \u2018Engineering aspects of large high speed computer design\u2019 Proc. Symp. on Microelectronics and Large Systems 1964 pp.77\u201395."},{"key":"e_1_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676220"},{"key":"e_1_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052710"},{"key":"e_1_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.54844"},{"key":"e_1_2_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009444"},{"key":"e_1_2_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.8720"},{"key":"e_1_2_1_17_2","unstructured":"N.VasanthavadaandP. N.Marinos \u2018Design and performance evaluation of mutually synchronized fault\u2010tolerant clock systems\u2019 Digest of Papers FTCS\u201016 1986 pp.206\u2013211."},{"issue":"4","key":"e_1_2_1_18_2","first-page":"119","article-title":"A review of synchronization and matching in fault\u2010tolerant systems","volume":"136","author":"Moore W. R.","year":"1984","journal-title":"IEEE Proc."},{"key":"e_1_2_1_19_2","doi-asserted-by":"crossref","unstructured":"K.Arvind \u2018A new probabilistic algorithm for clock synchronization\u2019 Proc. Real Time System Symp. 1989 pp.330\u2013339.","DOI":"10.1109\/REAL.1989.63585"},{"key":"e_1_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.48872"},{"key":"e_1_2_1_21_2","unstructured":"W.GreerandB.Kean \u2018Digital phase\u2010locked loops move into analog territory\u2019 Electron. Design (1982) pp.95\u2013100"},{"key":"e_1_2_1_22_2","doi-asserted-by":"crossref","unstructured":"R.Horninget al. \u2018How ICs impact workstations\u2019 IEEE Spectrum 58\u201368(1991).","DOI":"10.1109\/6.76303"},{"key":"e_1_2_1_23_2","unstructured":"D.Bursky \u2018Eliminate signal skews with GaAs clock chips\u2019 Electron. Design (1990) pp.39\u201342."},{"key":"e_1_2_1_24_2","unstructured":"C.HankeandG.Tharalson \u2018Low\u2010skew clock drivers maximize MPU systems\u2019 Electron. Design (1990) pp.89\u2013103."},{"key":"e_1_2_1_25_2","article-title":"A 10\u2010ps resolution, process\u2010insensitive timing generator IC","volume":"24","author":"Otsuji T.\u2010I.","year":"1989","journal-title":"IEEE J. Solid\u2010state Circuits"},{"key":"e_1_2_1_26_2","article-title":"Network synchronization","volume":"23","author":"Lindsey W. C.","year":"1985","journal-title":"Proc. IEEE"},{"key":"e_1_2_1_27_2","doi-asserted-by":"crossref","unstructured":"A.Kajackas \u2018On synchronization of communication networks with varying channel delays\u2019 IEEE Trans. Commun. (1980).","DOI":"10.1109\/TCOM.1980.1094814"},{"key":"e_1_2_1_28_2","unstructured":"N.WesteandK.Eshraghian Principles of CMOS VLSI Design: A System Perspective 1985."},{"key":"e_1_2_1_29_2","unstructured":"HSPICE User's Manual Meta\u2010Software 1990."}],"container-title":["International Journal of Circuit Theory and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fcta.4490210303","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cta.4490210303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T02:20:28Z","timestamp":1737166828000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cta.4490210303"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,5]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,5]]}},"alternative-id":["10.1002\/cta.4490210303"],"URL":"https:\/\/doi.org\/10.1002\/cta.4490210303","archive":["Portico"],"relation":{},"ISSN":["0098-9886","1097-007X"],"issn-type":[{"type":"print","value":"0098-9886"},{"type":"electronic","value":"1097-007X"}],"subject":[],"published":{"date-parts":[[1993,5]]}}}