{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T17:40:04Z","timestamp":1717263604115},"reference-count":28,"publisher":"Wiley","issue":"11","license":[{"start":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T00:00:00Z","timestamp":1408406400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Circuit Theory & Apps"],"published-print":{"date-parts":[[2015,11]]},"abstract":"Summary<\/jats:title>Gate\u2010level body biasing provides an attractive solution to increase speed and robustness against process and temperature variations while maintaining energy efficiency. In this paper, the behavior of basic logic gates, designed according to the proposed design technique, is analytically examined with the main purpose of furnishing important guidelines to design efficient subthreshold digital circuits. Our modeling has been fully validated by comparing the predicted results with SPICE simulations performed for a commercial 45\u2010nm complementary metal oxide semiconductor technology. Considering process, temperature and loading capacitance variations, the delay of an inverter is predicted with a maximum error lower than 16.5%. Even better results are obtained when our modeling is applied to more complex logic gates. Under process, loading capacitance and temperature variations, the delay of NAND2 and NOR2 logic gates is always predicted with an error below 10%. Good agreement between the predicted and simulated results makes our modeling a valuable support during the circuit design phase. Copyright \u00a9 2014 John Wiley & Sons, Ltd.<\/jats:p>","DOI":"10.1002\/cta.2016","type":"journal-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T17:35:18Z","timestamp":1408469718000},"page":"1523-1540","source":"Crossref","is-referenced-by-count":7,"title":["Gate\u2010level body biasing for subthreshold logic circuits: analytical modeling and design guidelines"],"prefix":"10.1002","volume":"43","author":[{"given":"D.","family":"Albano","sequence":"first","affiliation":[{"name":"Department of Computer Science, Modeling, Electronics and System Engineering University of Calabria via P. Bucci 42C I\u201087036 Rende Italy"}]},{"given":"M.","family":"Lanuzza","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Modeling, Electronics and System Engineering University of Calabria via P. Bucci 42C I\u201087036 Rende Italy"}]},{"given":"R.","family":"Taco","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Modeling, Electronics and System Engineering University of Calabria via P. Bucci 42C I\u201087036 Rende Italy"}]},{"given":"F.","family":"Crupi","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Modeling, Electronics and System Engineering University of Calabria via P. Bucci 42C I\u201087036 Rende Italy"}]}],"member":"311","published-online":{"date-parts":[[2014,8,19]]},"reference":[{"key":"e_1_2_7_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"e_1_2_7_3_1","unstructured":"ZhaiB NazhandaliL OlsonJ ReevesA MinuthM HelfandR PantS BlaauwD AustinT.A 2.60\u2009pJ\/inst subthreshold sensor processor for optimal energy efficiency. InIEEE Proceedings of Symposium on VLSI 2006;154\u2013155."},{"key":"e_1_2_7_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.1708372"},{"key":"e_1_2_7_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"},{"key":"e_1_2_7_6_1","doi-asserted-by":"crossref","first-page":"1169","DOI":"10.1109\/ISCAS.2007.378258","article-title":"A low energy FFT\/IFFT processor for hearing aids","author":"Chong KS","year":"2007","journal-title":"In IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"e_1_2_7_7_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1925"},{"key":"e_1_2_7_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1898"},{"key":"e_1_2_7_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"e_1_2_7_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"e_1_2_7_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231037"},{"issue":"5","key":"e_1_2_7_12_1","doi-asserted-by":"crossref","first-page":"1456","DOI":"10.1109\/TCSI.2013.2285691","article-title":"Over\/undershooting effects in accurate buffer delay model for sub\u2010threshold domain","volume":"61","author":"Corsonello P","journal-title":"IEEE Transaction on Circuits and Systems I"},{"key":"e_1_2_7_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2308400"},{"key":"e_1_2_7_14_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1935"},{"key":"e_1_2_7_15_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1101"},{"key":"e_1_2_7_16_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1914"},{"key":"e_1_2_7_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091974"},{"key":"e_1_2_7_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"issue":"4","key":"e_1_2_7_19_1","first-page":"469","article-title":"Ultra low\u2010voltage, minimum energy CMOS","volume":"50","author":"Hanson S","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_2_7_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_2_7_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873382"},{"key":"e_1_2_7_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159285"},{"key":"e_1_2_7_23_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1838"},{"key":"e_1_2_7_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034233"},{"key":"e_1_2_7_25_1","volume-title":"Operation and Modeling of the Transistor MOS","author":"Tsividis Y","year":"2003"},{"key":"e_1_2_7_26_1","volume-title":"Sub\u2010threshold Design for Ultra Low\u2010power Systems","author":"Wang A","year":"2006"},{"key":"e_1_2_7_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"e_1_2_7_28_1","volume-title":"Digital Integrated Circuits","author":"Rabaey JM","year":"2003"},{"key":"e_1_2_7_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917571"}],"container-title":["International Journal of Circuit Theory and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2Fcta.2016","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1002\/cta.2016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T17:13:27Z","timestamp":1717262007000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/cta.2016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,19]]},"references-count":28,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2015,11]]}},"alternative-id":["10.1002\/cta.2016"],"URL":"https:\/\/doi.org\/10.1002\/cta.2016","archive":["Portico"],"relation":{},"ISSN":["0098-9886","1097-007X"],"issn-type":[{"value":"0098-9886","type":"print"},{"value":"1097-007X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8,19]]}}}