乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T03:17:36Z","timestamp":1699931856959},"reference-count":22,"publisher":"Wiley","issue":"4","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"tdm","delay-in-days":5906,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int. J. Circ. Theor. Appl."],"published-print":{"date-parts":[[1999,7]]},"DOI":"10.1002\/(sici)1097-007x(199907\/08)27:4<375::aid-cta64>3.0.co;2-7","type":"journal-article","created":{"date-parts":[[2005,12,5]],"date-time":"2005-12-05T04:18:57Z","timestamp":1133756337000},"page":"375-392","source":"Crossref","is-referenced-by-count":5,"title":["Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates"],"prefix":"10.1002","volume":"27","author":[{"given":"S.","family":"Nikolaidis","sequence":"first","affiliation":[]},{"given":"A.","family":"Chatzigeorgiou","sequence":"additional","affiliation":[]}],"member":"311","reference":[{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB1","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TCAD.1987.1270271","volume":"CAD-6","author":"Hedenstierna","year":"1987","journal-title":"IEEE Trans. Comput Aided Des."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB2","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"Sakurai","year":"1990","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB3","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/81.662699","volume":"45","author":"Bisdounis","year":"1998","journal-title":"IEEE Trans. Circuits and Systems\u2014I: Fund. Theory Appl."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB4","first-page":"304","volume":"E79-A","author":"Hirata","year":"1996","journal-title":"IEICE Trans. Fund."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB5","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1109\/4.658636","volume":"33","author":"Bisdounis","year":"1998","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB6","doi-asserted-by":"crossref","first-page":"1271","DOI":"10.1109\/43.317470","volume":"13","author":"Nabavi-Lishi","year":"1994","journal-title":"IEEE Trans. Computer Aided Des Integrated Circuits Systems"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB7","author":"Chatzigeorgiou","year":"1998","unstructured":"and , Collapsing the transistor chain to an effective single equivalent transistor, Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE), February 1998, pp. 2-6."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB8","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1109\/4.68126","volume":"26","author":"Sakurai","year":"1991","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB9","author":"Daga","year":"1996","unstructured":"and , Design Oriented Standard Cell Delay Modelling, Proc. Int. Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 1996, pp. 265-274."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB10","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1002\/cta.4490180306","volume":"18","author":"Kang","year":"1990","journal-title":"Int. J. Circuit Theory Appl."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB11","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/92.273155","volume":"2","author":"Cherkauer","year":"1994","journal-title":"IEEE Trans. Very Large Scale of Integration (VLSI) Systems"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB12","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1109\/43.137517","volume":"11","author":"Shih","year":"1992","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB13","doi-asserted-by":"crossref","first-page":"1387","DOI":"10.1109\/43.240086","volume":"12","author":"Shih","year":"1993","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circuits Systems"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB14","author":"Dharchoudhury","year":"1994","unstructured":", and , Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics, Proc. IEEE Int. Conf. on Computer-Aided Design (ICCAD), Nov. 1994, pp. 190-194."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB15","doi-asserted-by":"crossref","first-page":"785","DOI":"10.1109\/81.622982","volume":"44","author":"Kong","year":"1997","journal-title":"IEEE Trans. Circuits Systems\u2014I: Fund. Theory Appl."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB16","doi-asserted-by":"crossref","first-page":"1177","DOI":"10.1049\/el:19980878","volume":"34","author":"Chatzigeorgiou","year":"1998","journal-title":"IEE Electron. Lett."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB17","doi-asserted-by":"crossref","first-page":"1526","DOI":"10.1109\/43.331409","volume":"13","author":"Qian","year":"1994","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circuits Systems"},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB18","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1109\/82.673643","volume":"45","author":"Adler","year":"1998","journal-title":"IEEE Trans. Circuits Systems \u2014 II: Analog Digital Signal Process."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB19","author":"Nikolaidis","year":"1998","unstructured":"and , Delay and power estimation for a CMOS inverter driving RC interconnect loads, Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), Vol. VI, 1998, pp. 368-371."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB20","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"1996","unstructured":"Digital Integrated Circuits: A Design Perspective, Prentice-Hall, Upper Saddle River, NJ, 1996."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB21","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/43.35557","volume":"8","author":"Jun","year":"1989","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7-BIB22","doi-asserted-by":"crossref","first-page":"889","DOI":"10.1109\/JSSC.1986.1052622","volume":"SC-21","author":"Kang","year":"1986","journal-title":"IEEE J. Solid State Circuits"}],"container-title":["International Journal of Circuit Theory and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.wiley.com\/onlinelibrary\/tdm\/v1\/articles\/10.1002%2F(SICI)1097-007X(199907%2F08)27:4%3C375::AID-CTA64%3E3.0.CO;2-7","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full\/10.1002\/(SICI)1097-007X(199907\/08)27:4%3C375::AID-CTA64%3E3.0.CO;2-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T08:56:53Z","timestamp":1625129813000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,7]]},"references-count":22,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1999,7]]}},"URL":"https:\/\/doi.org\/10.1002\/(sici)1097-007x(199907\/08)27:4<375::aid-cta64>3.0.co;2-7","relation":{},"ISSN":["0098-9886","1097-007X"],"issn-type":[{"value":"0098-9886","type":"print"},{"value":"1097-007X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1999,7]]}}}